HIGH-DENSITY PROGRAMMABLE LOGIC ARRAY CHIP

被引：0
|
作者：
WOOD, RA
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1979年 / 28卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：602 / 608
页数：7
相关论文
共 50 条
  • [1] HIGH-DENSITY PROGRAMMABLE LOGIC TAKES ON GATE ARRAYS
    BURSKY, D
    ELECTRONIC DESIGN, 1991, 39 (05) : 45 - &
  • [2] SMITH,RODNEY ON - HIGH-DENSITY PROGRAMMABLE LOGIC DEVICES
    SMITH, R
    COMPUTER DESIGN, 1994, 33 (05): : 105 - 107
  • [3] HIGH-SPEED DYNAMIC PROGRAMMABLE LOGIC ARRAY CHIP
    WOOD, RA
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1975, 19 (04) : 379 - 383
  • [4] A high density embedded array programmable logic architecture
    Reddy, S
    Cliff, R
    Jefferson, D
    Lane, C
    Sung, CK
    Wang, B
    Huang, J
    Chang, WL
    Cope, T
    McClintock, C
    Leong, W
    Ahanin, B
    Turner, J
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 251 - 254
  • [5] HIGH-DENSITY QUATERNARY LOGIC ARRAY CHIP FOR KNOWLEDGE INFORMATION-PROCESSING SYSTEMS
    HANYU, T
    HIGUCHI, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 916 - 921
  • [6] High-Density Reconfigurable Devices With Programmable Bottom-Gate Array
    Park, Jun-Mo
    Bae, Jong-Ho
    Eum, Jai-Ho
    Jin, Sung Hun
    Park, Byung-Gook
    Lee, Jong-Ho
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (05) : 564 - 567
  • [7] High-Density User-Programmable Logic Array Based on Adjacent Integration of Pure-CMOS Crossbar Antifuse into Logic CMOS Circuits
    Yasuda, Shinichi
    Oda, Masato
    Matsumoto, Mari
    Tatsumura, Kosuke
    Zaitsu, Koichiro
    Ho, Ying-Hao
    Ono, Mizuki
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [8] Ultra-Low-Power, High-Density Spintronic Programmable Logic (SPL)
    Wang, Kang L.
    Lee, Hochul
    Ebrahimi, Farbod
    Amiri, Pedram Khalili
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 169 - 172
  • [9] A DESIGN OF A HIGH-DENSITY MULTILEVEL MATCHING ARRAY CHIP FOR ASSOCIATIVE PROCESSING
    HANYU, T
    ISHII, H
    HIGUCHI, T
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 918 - 928
  • [10] A processing element architecture for high-density focal plane analog programmable array processors
    Liñán-Cembrano, G
    Espejo, S
    Domínguez-Castro, R
    Rodríguez-Vázquez, A
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 341 - 344
12345