Interactions Between Flip Chip Underfill and Solder Alloy

被引:2
|
作者
Blass, D. [1 ]
Borgesen, P. [2 ]
机构
[1] Universal Instruments Corp, Conklin, NY 13904 USA
[2] SUNY Binghamton, Dept Syst Sci & Ind Engn, Binghamton, NY 13902 USA
关键词
adhesion; copper alloys; flip-chip devices; lead alloys; reliability; solders; stress analysis; thermal expansion; thermal shock; tin alloys; ENCAPSULANTS;
D O I
10.1115/1.4002010
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effects of underfill selection on flip chip reliability were always a complex issue. Mechanical optimization of the underfill performance, achieved by the addition of appropriate fillers, is invariably a tradeoff between the adhesion and the coefficient of thermal expansion (CTE) and, thus, also between in-plane and out-of-plane stresses. Another critical concern is the degradation of the underfill in processing and/or long term exposure to operating temperatures and ambient humidity. This is strongly affected by the chemical compatibility with combinations of solder mask, chip passivation, and flux residues. The latter is believed to be responsible for our observation of interactions with the solder alloy, too. As for the effects of glass transition temperatures and CTE, we find materials that were close to optimum for eutectic SnPb to be very far from the best options for lead free joints. We report on two sets of systematic experiments. The first addressed the performance of combinations of underfills, no-clean fluxes, and solder alloys in a JEDEC level 3 moisture sensitivity test. The second one involved thermal shock testing of flip chip assemblies underfilled with one of five different materials after soldering with SnCu, SAC305, and SnPb. [DOI: 10.1115/1.4002010]
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Underfill constraint effects during thermomechanical cycling of flip-chip solder joints
    I. Dutta
    A. Gopinath
    C. Marshall
    Journal of Electronic Materials, 2002, 31 : 253 - 264
  • [22] No-flow underfill for solder bumped flip chip on low-cost substrates
    Lau, John H.
    Chang, Chris
    Ouyang, Chien
    National Electronic Packaging and Production Conference-Proceedings of the Technical Program (West and East), 1999, 1 : 158 - 181
  • [23] Thermomechanical Durability Analysis of Flip Chip Solder Interconnects: Part 1 - Without Underfill
    Darbha, K.
    Okura, J.H.
    Dasgupta, A.
    Journal of Electronic Packaging, Transactions of the ASME, 1999, 121 (04): : 231 - 236
  • [24] Thermomechanical durability analysis of flip chip solder interconnects: Part 1 - Without underfill
    Darbha, K
    Okura, JH
    Dasgupta, A
    JOURNAL OF ELECTRONIC PACKAGING, 1999, 121 (04) : 231 - 236
  • [25] Underfill constraint effects during thermomechanical cycling of flip-chip solder joints
    Dutta, I
    Gopinath, A
    Marshall, C
    JOURNAL OF ELECTRONIC MATERIALS, 2002, 31 (04) : 253 - 264
  • [26] Molded Underfill for Flip Chip Package
    Chen, Yu-Kai
    Wu, Guo-Tsai
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Hwang, Durn-Yuan
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 310 - 314
  • [27] Underfill provides flip chip protection
    Asymtek Inc, Carlsbad, United States
    Adv Packag, 7 (34-36):
  • [28] Strain behaviors of solder bump with underfill for flip chip package under thermal loading condition
    Jae Kwak
    Journal of Mechanical Science and Technology, 2014, 28 : 4899 - 4906
  • [29] Flip-chip package solder-underfill reliability using finite element analysis
    Lim, Nino Rigo Emil G.
    Ubando, Aristotle T.
    Gonzaga, Jeremias A.
    RESULTS IN ENGINEERING, 2024, 24
  • [30] Strain behaviors of solder bump with underfill for flip chip package under thermal loading condition
    Kwak, Jae
    JOURNAL OF MECHANICAL SCIENCE AND TECHNOLOGY, 2014, 28 (12) : 4899 - 4906