Multiplierless implementations of adaptive FIR filters

被引：0

作者：

DeBrunner, LS ^{[1
]}

Wang, YH ^{[1
]}

DeBrunner, V ^{[1
]}

Tull, M ^{[1
]}

机构：

[1] Univ Oklahoma, Sch Elect & Comp Engn, Norman, OK 73019 USA

来源：

CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 2003年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Implementations of adaptive filters using field programmable gate arrays require the ability to change the coefficient values of the filter based on the adaptation algorithm. Multiplierless filter designs rely on a prion knowledge of the coefficient values to implement the filter using hard-wired shifts and additions. We describe a multiplierless approach to adaptive filter implementation that reduces the complexity from quadratic to linear in the number of bits.

引用

页码：2232 / 2236

页数：5

共 50 条

[21] A method for synthesizing multiplierless FIR digital filters with narrow transition widths
Chen, CK
[J]. SIGNAL PROCESSING, 1997, 62 (03) : 351 - 360
[22] Investigation on Power Consumption of Product Accumulation Block For Multiplierless FIR Filters
Lou, Xin
Ye, Wenbin
Yu, Ya Jun
[J]. 2017 22ND INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2017,
[23] A new approach to the design of multiplierless FIR digital filters for quadrature demodulation
Inkol, RJ
Clouston, R
Herzig, M
Saper, RH
[J]. 1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 28 - 31
[24] MULTIPLIERLESS STRUCTURE FOR MAXIMALLY FLAT LINEAR-PHASE FIR FILTERS
SAMADI, S
COOKLEV, T
NISHIHARA, A
FUJII, N
[J]. ELECTRONICS LETTERS, 1993, 29 (02) : 184 - 185
[25] Enhanced Implementations of Hamming Codes to Protect FIR Filters
Liu, Shih-Fu
Reviriego, Pedro
Maestro, Juan Antonio
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (04) : 2112 - 2118
[26] On adaptive interpolated fir filters
Bilcu, RC
Kuosmanen, P
Egiazarian, K
[J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SENSOR ARRAY AND MULTICHANNEL SIGNAL PROCESSING SIGNAL PROCESSING THEORY AND METHODS, 2004, : 665 - 668
[27] The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity
Maskell, Douglas L.
Leiwo, Jussipekka
Patra, Jagdish C.
[J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 605 - +
[28] Design of High-Speed Multiplierless Linear-Phase FIR Filters
Ye, Wen Bin
Lou, Xin
Yu, Ya Jun
[J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2964 - 2967
[29] FPGA implementation of high speed multiplierless frequency response masking FIR filters
Lian, Y
[J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 317 - 325
[30] CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters
Wang, Y
Roy, K
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1845 - 1853

← 1 2 3 4 5 →