An Efficient Reconfigurable Encoder for the IEEE 1901 Standard

被引:2
|
作者
Chen, Yuxing [1 ]
Cui, Hangxuan [1 ]
Wang, Zhongfeng [1 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China
基金
中国国家自然科学基金;
关键词
Standards; Shift registers; Multiplexing; Delays; Forward error correction; Hardware; Convolutional codes; Fine-tuning; IEEE; 1901; standard; parallelization; power line communication (PLC); reconfigurable hardware; ARCHITECTURE; PARALLEL; DESIGN;
D O I
10.1109/TVLSI.2022.3177239
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The IEEE 1901 standard for power line communication (PLC) enables simple connection among Internet of Things devices. The forward error correction (FEC) codes specified in the IEEE 1901 standard include low-density parity-check convolutional codes (LDPC-CCs) and Reed-Solomon convolutional concatenated (RSCC) codes. This work introduces an efficient reconfigurable encoder in full compliance with the IEEE 1901 standard. First, we propose a reconfigurable LDPC-CC encoder to fulfill the multirate requirement and improve the architecture by fine-tuned parallelization, which takes full advantage of the characteristics of the codeword structure. Then, for area reduction, the optimization regarding the RSCC encoder is extensively exploited. Moreover, the commonality between the encoders is discovered, and some circuitries are shared to reduce the hardware complexity. Equipped with these techniques, an efficient reconfigurable encoder for the IEEE 1901 standard is developed and implemented with 28-nm technology. Implementation results demonstrate that the proposed encoder can meet the throughput requirement of the IEEE 1901 standard and is both power- and area-efficient.
引用
收藏
页码:1368 / 1372
页数:5
相关论文
共 50 条