Genetic Algorithm Based Topology Generation for Application Specific Network-on-Chip

被引：0
|
作者：
Choudhary, Naveen [1 ]
Gaur, M. S. [1 ]
Laxmi, V. [1 ]
Singh, V. [2 ]
机构：
[1] Malaviya Natl Inst Technol, Dept Comp Engn, Jaipur, Rajasthan, India
[2] Indian Inst Sci, Super Comp Educ & Res Ctr, Bangalore, Karnataka, India
来源：
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Network-on-Chip (NoC) has been proposed as a solution for the communication challenges of System-on-chip (SoC) design in nanoscale technologies. Application specific SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. The aim is to generate a custom NoC that maximizes performance under the given resource constraints. The paper presents a heuristic technique based on genetic algorithm for synthesis of custom NoC architectures along with requisite routing tables with the objective to improve communication load distributions in the network subject to the resource constraints in such a way that the overall communication throughput and latency improves.
引用
收藏
页码：3156 / 3159
页数：4
相关论文
共 50 条
  • [1] Implementation of Application Specific Network-On-Chip Architectures on Reconfigurable Device Using Topology Generation Algorithm with Genetic Algorithm Based Optimization Technique
    Maheswari, M.
    Seetharaman, G.
    WIRELESS NETWORKS AND COMPUTATIONAL INTELLIGENCE, ICIP 2012, 2012, 292 : 436 - +
  • [2] Floorplanning and Topology Generation for Application-Specific Network-on-Chip
    Yu, Bei
    Dong, Sheqin
    Chen, Song
    Goto, Satoshi
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 527 - +
  • [3] Application-specific topology generation algorithms for network-on-chip design
    Tosun, S.
    Ar, Y.
    Ozdemir, S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (05): : 318 - 333
  • [4] Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique
    G. Lai
    X. Lin
    The Journal of Supercomputing, 2012, 61 : 418 - 437
  • [5] Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique
    Lai, G.
    Lin, X.
    JOURNAL OF SUPERCOMPUTING, 2012, 61 (03): : 418 - 437
  • [6] Custom topology generation for network-on-chip
    Stuart, Matthias Bo
    Sparso, Jens
    2007 NORCHIP, 2007, : 81 - 84
  • [7] A Topology optimization Method of Application-specific Network-on-Chip
    Lai, Guoming
    Lin, Xiaola
    ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 905 - +
  • [8] THROUGHPUT-BASED NETWORK-ON-CHIP TOPOLOGY GENERATION AND ANALYSIS
    Khan, Gul N.
    Dumitriu, V.
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 1165 - 1169
  • [9] Fast Energy Aware Application Specific Network-on-Chip Topology Generator
    Choudhary, Naveen
    Gaur, M. S.
    Laxmi, V.
    Singh, V.
    2010 IEEE 2ND INTERNATIONAL ADVANCE COMPUTING CONFERENCE, 2010, : 250 - +
  • [10] Multi-Objective Tabu Search Based Topology Generation Technique For Application-Specific Network-on-Chip Architectures
    Tino, Anita
    Khan, Gul N.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 479 - 484
12345