Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor

被引：0
|
作者：
Tullsen, DM [1 ]
Eggers, SJ [1 ]
Emer, JS [1 ]
Levy, HM [1 ]
Lo, JL [1 ]
Stamm, RL [1 ]
机构：
[1] UNIV WASHINGTON,DEPT COMP SCI & ENGN,SEATTLE,WA 98195
来源：
23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：191 / 202
页数：12
相关论文
共 49 条
  • [1] Issue mechanism for embedded Simultaneous Multithreading processor
    Zang, Chengjie
    Imai, Shigeki
    Frank, Steven
    Kimura, Shinji
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (04) : 1092 - 1100
  • [2] Symbiotic jobscheduling for a simultaneous multithreading processor
    Snavely, A
    Tullsen, DM
    ACM SIGPLAN NOTICES, 2000, 35 (11) : 234 - 244
  • [3] Simultaneous Multithreading Fault Tolerance Processor
    DONG Lan 1
    2.Modern Education Center of Beijing University
    Wuhan University Journal of Natural Sciences, 2005, (01) : 17 - 20
  • [4] A study of branch prediction and fetch policy on simultaneous multithreading architecture
    Lin, Chih-Ho
    Shieh, Jong-Jiann
    WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 4, 2005, : 165 - 170
  • [5] A Study of Improving Fetch and Execute Engine for Simultaneous Multithreading Processors
    Yang, Shih-Hung
    Shieh, Jong-Jiann
    WMSCI 2008: 12TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL I, PROCEEDINGS, 2008, : 79 - 84
  • [6] Exploiting operand availability for efficient simultaneous multithreading
    Sharkey, Joseph J.
    Ponomarev, Dmitry V.
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (02) : 208 - 223
  • [7] Simultaneous Reconfiguration of Issue-width and Instruction Cache for a VLIW Processor
    Anjam, Fakhar
    Wong, Stephan
    Carro, Luigi
    Nazar, Gabriel L.
    Rutzig, Mateus B.
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 183 - 192
  • [8] A simultaneous multithreading processor architecture with predictable timing behavior
    Hadley Magno Siqueira
    Marcio Eduardo Kreutz
    Design Automation for Embedded Systems, 2020, 24 : 45 - 62
  • [9] A Simultaneous Multithreading Processor Architecture with Predictable Timing Behavior
    Siqueira, Hadley
    Kreutz, Marcio
    2018 VIII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC 2018), 2018, : 62 - 66
  • [10] Memory-Level Parallelism Aware Fetch Policies for Simultaneous Multithreading Processors
    Eyerman, Stijn
    Eeckhout, Lieven
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2009, 6 (01)
12345