Simultaneous Reconfiguration of Issue-width and Instruction Cache for a VLIW Processor

被引：0

作者：

Anjam, Fakhar ^{[1
]}

Wong, Stephan ^{[1
]}

Carro, Luigi ^{[2
]}

Nazar, Gabriel L. ^{[2
]}

Rutzig, Mateus B. ^{[2
]}

机构：

[1] Delft Univ Technol, Comp Engn Lab, Mekelweg 4, NL-2628 CD Delft, Netherlands

[2] Univ Fed Rio Grande, Inst Informat, Porto Alegre, RS, Brazil

来源：

2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION | 2012年

关键词：

ENERGY; MEMORY;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents an analysis on the impact of simultaneous instruction cache (I-cache) and issue-width reconfiguration for a very long instruction word (VLIW) processor. The issue-width of the processor can be adjusted at run-time to be 2-issue, 4-issue, or 8-issue, and the I-cache can be reconfigured in terms of associativity, cache size, and line size. We observe that, compared to reconfiguring only the I-cache for a fixed issue-width core, reconfiguring the issue-width and I-cache together can further reduce the execution time, energy consumption, and/or the energy-delay product (EDP). The results for the MiBench and the PowerStone benchmark suites show that compared to "2-issue + the best I-cache", "4-issue + the best I-cache" can reduce execution time, energy consumption, and EDP by up to 37%, 11%, and 36%, respectively, for different applications. Similarly, compared to "2-issue + the best I-cache", "8-issue + the best I-cache" can reduce execution time and EDP by up to 46% and 30%, respectively, for different applications.

引用

页码：183 / 192

页数：10

共 50 条

[1] Evaluation of Energy Savings on a VLIW Processor through Dynamic Issue-width Adaptation
Giraldo, Juan S. P.
Sartor, Anderson L.
Carro, Luigi
Wong, Stephan
Beck, Antonio C. S.
2015 INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP), 2015, : 11 - 17
[2] Instruction scheduling for a clustered VLIW processor with a word-interleaved cache
Gibert, Enric
Sanchez, Jesus
Gonzalez, Antonio
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2006, 18 (11): : 1391 - 1411
[3] Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor
Gibert, E
Sánchez, J
González, A
35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 123 - 133
[4] Acceleration of a VLIW processor with dynamic reconfiguration
Ben Abdallah, F
Pillement, S
Sentieys, O
Bouallegue, A
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 633 - 636
[5] The impact of cache organisation on the instruction issue rate of a superscalar processor
Vintan, L
Armat, C
Steven, G
PROCEEDINGS OF THE SEVENTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PDP'99, 1999, : 58 - 65
[6] Instruction Decompressor Design for a VLIW Processor
Buzdar, Abdul Rehman
Sun, Liguo
Latif, Azhar
Buzdar, Abdullah
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2015, 45 (04): : 225 - 236
[7] Exploring Adaptive Cache for Reconfigurable VLIW Processor
Hu, Sensen
Huang, Jing
IEEE ACCESS, 2019, 7 : 72634 - 72646
[8] Improving the Performance of Adaptive Cache in Reconfigurable VLIW Processor
Hu, Sensen
Brandon, Anthony
Guo, Qi
Wang, Yizhuo
APPLIED RECONFIGURABLE COMPUTING, 2017, 10216 : 3 - 15
[9] A VLIW processor with reconfigurable instruction set for embedded applications
Campi, F
Toma, M
Lodi, A
Cappelli, A
Canegallo, R
Guerrieri, R
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 250 - +
[10] A VLIW processor with reconfigurable instruction set for embedded applications
Lodi, A
Toma, M
Campi, F
Cappelli, A
Canegallo, R
Guerrieri, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) : 1876 - 1886

← 1 2 3 4 5 →