Enhancement security level and hardware implementation of ECDSA

被引:0
|
作者
Ghanmy, Nabil [1 ]
Chaari Fourati, Lamia [1 ]
Kamoun, Lotfi [1 ]
机构
[1] SFAX Univ, Elect & Informat Technol Lab LETI, Sfax, Tunisia
来源
2013 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC) | 2013年
关键词
ECDSA; Security; Side-channel attacks; Montgomery; FPGA; SHA-224;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Elliptic Curve Digital Signature Algorithm (ECDSA) provides several security services for resource-constrained embedded devices. It can be the target of attacks as Side-channel attacks. The ECDSA level security can be enhanced by tuning several parameters as key size and the security level of each ECDSA elementary modules such as point multiplication, hash function and pseudo random number generators (PRNG). This paper presents conception and hardware implementation of ECDSA taking in consideration requirements related to correlation between key size and security level according to academic and private organizations. In this work, we have considered a key size equal to 233 bit, Montgomery point multiplication technique and hashing functions SHA-224. The ECDSA design is implemented on a reconfigurable hardware platform (Xilinx xc6vlx760-2ff1760). We used the hardware description language VHDL for compartmental validation. The implementation results illustrate security evaluation and hardware performances in terms of time computation and area occupation.
引用
收藏
页数:7
相关论文
共 50 条
  • [11] FPGA implementation of ECDSA for Blockchain
    Tachibana, Shoi
    Araki, Shunsuke
    Kajihara, Seiji
    Azuchi, Shigeyuki
    Nakajo, Yukishige
    Shoda, Hideki
    2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
  • [12] Hardware Implementation of ECIES Protocol on Security SoC
    Choi, Jun-Baek
    Kim, Dong-Seong
    Choe, Jun-Yeong
    Shin, Kyung-Wook
    2020 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2020,
  • [13] Implementation of an FFT hardware accelerator for security applications
    Argenziano, Domenico
    2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), 2015, : 256 - 259
  • [14] Reliable S-Box Hardware Implementation by Gate-Level Fault Masking Enhancement
    Sheikhpour, Saeide
    Mahani, Ali
    Bagheri, Nasour
    JOURNAL OF CONTROL AUTOMATION AND ELECTRICAL SYSTEMS, 2019, 30 (02) : 214 - 228
  • [15] Reliable S-Box Hardware Implementation by Gate-Level Fault Masking Enhancement
    Saeide Sheikhpour
    Ali Mahani
    Nasour Bagheri
    Journal of Control, Automation and Electrical Systems, 2019, 30 : 214 - 228
  • [16] Limits in the Provable Security of ECDSA Signatures
    Hartmann, Dominik
    Kiltz, Eike
    THEORY OF CRYPTOGRAPHY, TCC 2023, PT IV, 2023, 14372 : 279 - 309
  • [17] Implementation of TRNG with SHA-3 for hardware security
    Kamadi, Annapurna
    Abbas, Zia
    MICROELECTRONICS JOURNAL, 2022, 123
  • [18] Implementation of hardware IP in a System Level Environment
    Blanchard, Yves
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 182 - 186
  • [19] OS security enhancement system by considering security level
    Kim, Tai-Hoon
    Park, Gil-Cheol
    Kim, Seok-Soo
    International Journal of Multimedia and Ubiquitous Engineering, 2007, 2 (04): : 95 - 104
  • [20] Enhancement of Data Level Security in MongoDB
    Sathyadevan, Shiju
    Muraleedharan, Nandini
    Rajan, Sreeranga P.
    INTELLIGENT DISTRIBUTED COMPUTING, 2015, 321 : 199 - 212