Partitioned state encoding for low power in FPGAs

被引：15

作者：

Mengibar, L ^{[1
]}

Entrena, L ^{[1
]}

Lorenz, AG ^{[1
]}

Millán, ES ^{[1
]}

机构：

[1] Univ Carlos III Madrid, Dept Tecnol Elect, Grp Microelect, E-28911 Madrid, Spain

来源：

ELECTRONICS LETTERS | 2005年 / 41卷 / 17期

关键词：

D O I：

10.1049/el:20052307

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The problem of finite state machine (FSM) encoding for low power in field-programmable gate arrays (FPGAs) is addressed. In this technology, one-hot encoding is typically recommended for large FSMs and binary encoding for small FSMs. A partitioned encoding approach is proposed which uses a combination of both binary encoding and zero-one-hot encoding with intermediate code size. Experimental results demonstrate that the proposed encoding approach can produce significant power savings.

引用

页码：948 / 949

页数：2

共 50 条

[1] Low-power state encoding for partitioned FSMs with mixed synchronous/asynchronous state memory
Cao, Cao
Oelmann, Bengt
INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 123 - 134
[2] State encoding for low power embedded controllers
Daldoss, L
Sciuto, D
Silvano, C
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A421 - A424
[3] State encoding of finite state machines for low power design
Chen, DS
Sarrafzadeh, M
Yeap, GKH
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (06) : 649 - 661
[4] State encoding for low-power FSMs in FPGA
Mengibar, L
Entrena, L
Lorenz, MG
Sánchez-Reillo, R
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 31 - 40
[5] A novel state encoding algorithm for low power implementation
Chen, CH
Zhao, J
Ahmadi, M
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (03) : 597 - 604
[6] Spanning tree based state encoding for low power dissipation
Nöth, W
Kolla, R
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 168 - 174
[7] FSM non-minimal state encoding for low power
Lemberski, I
Koegst, M
Cotofana, S
Juurlink, B
2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 605 - 608
[8] A Partitioning Tool for Designing Low-Power Partitioned Finite-State Machines
Oliveira, Duarte L.
Dalalio, Gabriel
Ferreira, Luiz S.
Batista, Gracieth C.
2022 IEEE ANDESCON, 2022, : 25 - 30
[9] Power-Aware and Cost-Efficient State Encoding in Non-Volatile Memory based FPGAs
Xue, Yuan
McLlvaine, Abraham
Yang, Chengmo
2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 13 - 18
[10] Partitioning based approach for finite state machine state encoding targeting low power
Reddy, PN
Chattopadhyay, S
IETE JOURNAL OF RESEARCH, 2003, 49 (06) : 379 - 385

← 1 2 3 4 5 →