Incorporating Backchannel Training into Signal Integrity SerDes Compliance

被引:0
|
作者
Choe, David [1 ]
Willis, Ken [1 ]
机构
[1] Cadence Design Syst Inc, San Jose, CA 95134 USA
关键词
IBIS; AMI; Backchannel; SerDes; Compliance; PCB Design and Analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Performed automatically by SerDes hardware, backchannel training is an essential part of signal quality in high performance serial link interfaces. Until recently, there has been no standard way to model this behavior in serial link simulations with commercial tools. But recent enhancements to the upcoming IBIS standard now support backchannel training, enabling IBIS-AMI models to emulate this real-world SerDes behavior. Signal integrity simulations will now have the ability to incorporate backchannel algorithms into their IBIS-AMI models, automating the optimization of transmitter and receiver equalization settings in the same manner as their actual SerDes hardware devices. This will save system designers significant time by avoiding a multitude of computationally intensive sweeping in order to determine optimum equalization settings for their link, while at the same time yielding more realistic and higher quality results that are more consistent with the hardware they seek to model.
引用
收藏
页码:199 / 204
页数:6
相关论文
共 50 条
  • [1] Signal Integrity Considerations for the PCB implementation Of Multi-Gigabit SERDES Links
    Bokhari, Syed. A.
    2015 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2015,
  • [2] Metaconductor-Based High Signal Integrity Interconnects for 112 Gbps SerDes Interface with Channel Analysis
    Kim, Hae-In
    Wilcher, Alexander
    Jeon, Saeyeong
    Pahlavan, Payman
    Hsu, Rockwell
    Achkir, Brice
    Yoon, Yong-Kyu
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1012 - 1016
  • [3] Improving signal integrity in circuit boards by incorporating absorbing materials
    Shi, WM
    Adsure, V
    Chen, YZ
    Kroger, H
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1451 - 1456
  • [4] Improving signal integrity in circuit boards by incorporating embedded edge terminations
    Adsure, V
    Kroger, H
    Shi, WM
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2002, 25 (01): : 12 - 17
  • [5] High-speed Memory Signal Integrity Compliance using the CNN
    Bang, Hyunje
    Lee, Junesang
    Ham, Daiho
    Bae, Sungho
    2022 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY, EMCSI, 2022, : 122 - 122
  • [6] Machine Learning Based Design Space Exploration and Applications to Signal Integrity Analysis of 112Gb SerDes Systems
    Manukovsky, Alex
    Shlepnev, Yuriy
    Khasidashvili, Zurab
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1234 - 1245
  • [7] Japanese conversation corpus for training and evaluation of backchannel prediction model
    Noguchi, Hiroaki
    Katagiri, Yasuhiro
    Den, Yasuharu
    LREC 2014 - NINTH INTERNATIONAL CONFERENCE ON LANGUAGE RESOURCES AND EVALUATION, 2014, : 4429 - 4433
  • [8] Signal integrity analysis and Peripheral Component Interconnect Express backplane link compliance assessment
    Orekhov, Evgeny
    Smolenskiy, Anton
    Popov, Boris
    ENGINEERING REPORTS, 2022, 4 (02)
  • [9] SIGNAL INTEGRITY 10 measurements defining signal integrity
    Johnson, Howard
    EDN, 2012, 57 (09) : 22 - 22