Design of high-speed circuits for optical communication systems

被引:9
|
作者
Razavi, B [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA
关键词
D O I
10.1109/CICC.2001.929789
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of circuits and architectures for optical communication transceivers. First, a system overview illustrating the challenges in high-speed implementations is given. Next, the design of transimpedance amplifiers and limiters is discussed and the problem of clock and data recovery is addressed. Finally, jitter issues and methods of estimating the jitter are introduced.
引用
收藏
页码:315 / 322
页数:8
相关论文
共 50 条
  • [21] DESIGN AND PERFORMANCE OF CLOCK-RECOVERY GAAS ICS FOR HIGH-SPEED OPTICAL COMMUNICATION-SYSTEMS
    IMAI, Y
    SANO, E
    NAKAMURA, M
    ISHIHARA, N
    KIKUCHI, H
    ONO, T
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1993, 41 (05) : 745 - 751
  • [22] Very high speed integrated circuits for optical communication
    Konczykowska, A.
    Meghelli, M.
    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 3 : 189 - 192
  • [23] High-Speed Optical Fiber Communication in China
    Yu, Jianjun
    Wu, Ying
    ACS PHOTONICS, 2022, 10 (07) : 2128 - 2148
  • [24] High-speed photodetectors in optical communication system
    Zeping Zhao
    Jianguo Liu
    Yu Liu
    Ninghua Zhu
    Journal of Semiconductors, 2017, 38 (12) : 5 - 11
  • [25] High-speed photodetectors in optical communication system
    Zeping Zhao
    Jianguo Liu
    Yu Liu
    Ninghua Zhu
    Journal of Semiconductors, 2017, (12) : 5 - 11
  • [26] High-speed optical transmission systems
    Hamano, H
    Ishikawa, G
    Yamashita, K
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1999, 35 (01): : 91 - 99
  • [27] High-speed optical transmission systems
    Hamano, Hiroshi
    Ishikawa, George
    Yamashita, Katsuya
    Fujitsu Scientific and Technical Journal, 1999, 35 (01): : 91 - 99
  • [28] SiGeBiCMOS integrated circuits for high-speed serial communication links
    Friedman, DJ
    Meghelli, M
    Parker, BD
    Yang, J
    Ainspan, HA
    Rylyakov, AV
    Kwark, YH
    Ritter, MB
    Shan, L
    Zier, SJ
    Sorna, M
    Soyuer, M
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (2-3) : 259 - 282
  • [29] Design of high-speed clock and data recovery circuits
    Kok-Siang, Tan
    Sulaiman, Mohd-Shahiman
    Hean-Teik, Chuah
    Sachdev, Manoj
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
  • [30] Design of high-speed clock and data recovery circuits
    Tan Kok-Siang
    Mohd-Shahiman Sulaiman
    Chuah Hean-Teik
    Manoj Sachdev
    Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23