Full wave simulation of flip-chip packaging effects on RFID transponder

被引:0
|
作者
Ryoo, JeongKi [1 ]
Choo, JaeYul [1 ]
Park, Il Hwan [1 ]
Hong, JinKook [1 ]
Lee, Jeongjoon [1 ]
机构
[1] LS Ind Syst, 533 Hogye Dongan, Anyang 431080, South Korea
来源
2006 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS | 2006年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we firstly present the full wave simulation model for flip-chip bonding onto a PET(Polyethylene) substrate. We considered the chip, bumps, electrically conductive adhesive, substrate, and short conductive trace for antenna. These five elements are interdependent, and hence it is important to see the full picture in order to design a low cost transponder and to efficiently produce the transponder. The S-parameter of HFSS simulated model for physical location of chip onto conductive trace and equivalent RC-circuits for chip impedance are used to study the influence of flip-chip bonding on conductive trace, and we calculate the target impedance for transponder design. The results indicate that the bump height and the pattern inside the tag chip significantly effect on the impedance of strap, short conductive trace with flip-chip bonded transponder chip. That means the two parameters must be treated more carefully in RFID transponder production. Focusing on the manufacturing reliable, low-cost RFID transponder, this paper offers an idea in determine the matching impedance for antenna design.
引用
收藏
页码:37 / +
页数:2
相关论文
共 50 条
  • [21] Flip-chip packaging of piezoresistive barometric pressure sensors
    Waber, T.
    Pahl, W.
    Schmidt, M.
    Feiertag, G.
    Stufler, S.
    Dudek, R.
    Leidl, A.
    SMART SENSORS, ACTUATORS, AND MEMS VI, 2013, 8763
  • [22] Several reliability related issues for flip-chip packaging
    Liu, S
    Wang, JJ
    Qian, ZF
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 542 - 545
  • [23] Thermal and mechanical behaviors of underfills for flip-chip packaging
    Wu, HS
    Poo, CY
    Waf, LS
    Mee, WM
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 842 - 847
  • [24] Flow time measurements for underfills in flip-chip packaging
    Wang, JL
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (02): : 366 - 370
  • [25] Compliant cantilevered spring interconnects for flip-chip packaging
    Ma, LY
    Zhu, Q
    Sitaraman, SK
    Chua, C
    Fork, DK
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 761 - 766
  • [26] Flip-chip BGA meets gigahertz packaging needs
    Hamano, T
    Ueno, S
    ELECTRONIC PRODUCTS MAGAZINE, 1999, : 30 - 31
  • [27] Packaging of laser array modules in flip-chip bonding
    Wu, WJ
    Guo, YD
    Chiu, TH
    Yuang, RH
    Chu, MT
    Hsieh, CH
    Cheng, WH
    LEOS 2000 - IEEE ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS. 1 & 2, 2000, : 673 - 674
  • [28] Materials and mechanics issues in flip-chip organic packaging
    IBM Microelectronics Div, Endicott, United States
    Proc Electron Compon Technol Conf, (524-534):
  • [29] Packaging test chip for flip-chip and wire bonding process characterization
    Schwizer, J
    Song, WH
    Mayer, M
    Brand, O
    Baltes, H
    BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2003, : 440 - 443
  • [30] Effects of underfill materials on the reliability of low-K flip-chip packaging
    Chen, KM
    Jiang, DS
    Kao, NH
    Lai, JY
    MICROELECTRONICS RELIABILITY, 2006, 46 (01) : 155 - 163