On the fault testing for reversible circuits

被引：0
|
作者：
Tayu, Satoshi [1 ]
Ito, Shigeru [1 ]
Ueno, Shuichi [1 ]
机构：
[1] Tokyo Inst Technol, Dept Commun & Integrated Syst, Tokyo 1528550, Japan
来源：
ALGORITHMS AND COMPUTATION | 2007年 / 4835卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper shows that it is NP-hard to generate a minimum complete test set for stuck-at faults on the wires of a reversible circuit. We also show non-trivial lower bounds for the size of a minimum complete test set.
引用
收藏
页码：812 / 821
页数：10
相关论文
共 50 条
  • [31] NOVEL REVERSIBLE FAULT TOLERANT ERROR CODING AND DETECTION CIRCUITS
    Haghparast, Majid
    Navi, Keivan
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2011, 9 (02) : 723 - 738
  • [32] Optimum test set for bridging fault detection in reversible circuits
    Rahaman, Hafizur
    Kole, Dipak K.
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 125 - +
  • [33] FAULT TOLERANCE IN REVERSIBLE LOGIC CIRCUITS AND QUANTUM COST OPTIMIZATION
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Ponnusamy, Kaviyashri K.
    COMPUTING AND INFORMATICS, 2020, 39 (05) : 1099 - 1116
  • [34] Fault tolerance in reversible logic circuits and quantum cost optimization
    Arunachalam K.
    Perumalsamy M.
    Ponnusamy K.K.
    Computing and Informatics, 2021, 39 (05) : 1099 - 1116
  • [35] MULTIPLE FAULT TESTING OF LARGE CIRCUITS BY SINGLE FAULT TEST SETS
    AGARWAL, VK
    FUNG, ASF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1059 - 1069
  • [36] MULTIPLE FAULT TESTING OF LARGE CIRCUITS BY SINGLE FAULT TEST SETS
    AGARWAL, VK
    FUNG, ASF
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (11) : 855 - 865
  • [37] A FAULT VERIFICATION METHOD FOR TESTING OF ANALOGUE ELECTRONIC CIRCUITS
    Tadeusiewicz, Michal
    Halgas, Stanislaw
    METROLOGY AND MEASUREMENT SYSTEMS, 2018, 25 (02) : 331 - 346
  • [38] IMPLEMENTATION OF FAULT SIMULATION AND TESTING OF COMBINATIONAL-CIRCUITS
    MITRA, S
    SAHA, B
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (05) : 665 - 678
  • [39] FAULT COVERAGE REQUIREMENT IN PRODUCTION TESTING OF LSI CIRCUITS
    AGRAWAL, VD
    SETH, SC
    AGRAWAL, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (01) : 57 - 60
  • [40] Stuck at Fault Testing in Combinational Circuits Using FPGA
    Gupta, I.
    PROCEEDINGS OF EMERGING TRENDS AND TECHNOLOGIES ON INTELLIGENT SYSTEMS (ETTIS 2021), 2022, 1371 : 275 - 284
12345