New generation of automatic test bench (STTES) for eurofighter typhoon's avionic units

被引:0
|
作者
Hernan, Javier Tordesillas [1 ]
Manrique, Fernando Munoz [1 ]
机构
[1] Indra Sistemas, CMar Egeo,4,San Fdo De Henares, Madrid 28830, Spain
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The STTEs (Special to Type Test Equipment) are specific automatic test benches designed to perform HW/SW integration tasks, acceptance test procedure protocols and validation of production processes of avionic units for the Eurofighter Aircraft. Indra has designed a new generation of low cost STTEs based on the PXI architecture to reduce cost against other modular architectures such as VXI. The paper outlines the STTE design and how Indra has applied its extensive know-how in Automatic Test Equipment design to this new STTE generation.
引用
收藏
页码:247 / 252
页数:6
相关论文
共 23 条
  • [1] STTE/EF-2000 Typhoon New Generation of Automatic test bench (STTEs) for Eurofighter's avionic Units
    Tordesillas, Javier
    Munoz, Fernando
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2007, 10 (04) : 15 - 19
  • [2] Automatic test-bench for basic CAN properties of electronic control units
    Sabbert, D.
    Oswald, G.
    Bossmann, G.
    Münzberg, J.
    VDI Berichte, 2001, (1616): : 191 - 208
  • [3] Automatic test-bench for basic CAN properties of electronic control units
    Sabbert, D
    Oswald, G
    Bossmann, G
    Münzberg, J
    MEASURING AND TESTING TECHNIQUES IN THE VEHICLE INDUSTRY, 2001, 1616 : 191 - 208
  • [4] New generation emissions test bench from Pierburg
    Brezonick, M
    DIESEL PROGRESS NORTH AMERICAN EDITION, 2000, 66 (01): : 10 - 11
  • [5] New Generation Smoke Detectors on the Test Bench.
    Martin, K.
    Der Maschinenschaden Berlin, 1983, 56 (06): : 241 - 243
  • [6] A new framework for automatic generation, insertion and verification of memory built-in self test units
    Zarrineh, K
    Upadhyaya, SJ
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 391 - 396
  • [7] Automatic Test Bench Generation and Connection in Modern Verification Environments: Methodology and Tool
    Srivastava, Rohit
    Gupta, Gaurav
    Patankar, Sarvesh
    Mudgil, Nandini
    VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 284 - 293
  • [8] A NEW DYNAMIC TEST VECTOR COMPACTION FOR AUTOMATIC TEST PATTERN GENERATION
    AYARI, B
    KAMINSKA, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) : 353 - 358
  • [9] Modeling of New Generation Aerospace Automatic Test System Architecture
    Tong Jiang
    Cai Yuanwen
    ISTM/2011: 9TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, 2011, : 25 - 28
  • [10] New test pattern generation units for NPSF oriented memory built-in self test
    Chrisanthopoulos, A
    Haniotakis, T
    Tsiatouhas, Y
    Arapoyanni, A
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 749 - 752