Charge sensing properties ofmonolithic CMOS pixel sensors fabricated in a 65 nm technology

被引:4
|
作者
Bugiel, Szymon [1 ]
Dorokhov, Andrei [1 ]
Aresti, Mauro [4 ]
Baudot, Jerome [1 ]
Beole, Stefania [8 ,9 ]
Besson, Auguste [1 ]
Bugiel, Roma [1 ]
Cecconi, Leonardo [2 ]
Colledani, Claude [1 ]
Deng, Wenjing [2 ,10 ]
Di Mauro, Antonello [2 ]
El Bitar, Ziad [1 ]
Goffe, Mathieu [1 ]
Hasenbichler, Jan [2 ,13 ]
Hong, Geun Hee [2 ,11 ]
Hu-Guo, Christine [1 ]
Jaaskelainen, Kimmo [1 ]
Kluge, Alex [2 ]
Mager, Magnus [2 ]
Marras, Davide [4 ]
de Melo, Joao [2 ]
Munker, Magdalena [2 ]
Pham, Hung [1 ]
Piro, Francesco [2 ,12 ]
Reidt, Felix [2 ]
Rinella, Gianluca Aglieri [2 ]
Russo, Roberto [7 ]
Sarritzu, Valerio [3 ,4 ]
Senyukov, Serhiy [1 ]
Snoeys, Walter [2 ]
Suljic, Miljenko [2 ]
Usai, Gianluca [3 ,4 ]
Valin, Isabelle [1 ]
Winter, Marc [6 ]
Wu, Yitao [1 ,5 ]
机构
[1] Univ Strasbourg, CNRS, IPHC UMR 7178, F-67000 Strasbourg, France
[2] European Org Nucl Res CERN, Meyrin, Switzerland
[3] Univ Cagliari, Cagliari, Italy
[4] Natl Inst Nucl Phys INFN, Cagliari, Italy
[5] Univ Sci & Technol China USTC, Hefei, Anhui, Peoples R China
[6] Univ Paris Saclay, IJCLab, CNRS, IN2P3, F-91405 Orsay, France
[7] Natl Inst Subat Phys NIKHEF, Amsterdam, Netherlands
[8] Univ Turin, Dipartimento Fis Sperimentale, Turin, Italy
[9] Sezione Ist Nazl Fis Nucl, Turin, Italy
[10] Cent China Natl Univ CCNU, Wuhan, Peoples R China
[11] Yonsei Univ, Yonsei, South Korea
[12] Ecole Polytech Fed Lausanne EPFL, Lausanne, Switzerland
[13] Vienna Univ Technol, Vienna, Austria
基金
欧盟地平线“2020”;
关键词
Monolithic CMOS pixel sensors; 65nm TPSCo;
D O I
10.1016/j.nima.2022.167213
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
In this work the initial performance studies of the first small monolithic pixel sensors dedicated to charged particle detection, called CE-65, fabricated in the 65nm TowerJazz Panasonic Semiconductor Company are presented. The tested prototypes comprise matrices of 64 x 32 square analogue-output pixels with a pitch of 15 mu m. Different pixel types explore several sensing node geometries and amplification schemes, which allows for various biasing voltage of the detection layer and hence depletion conditions and electric field shaping. Laboratory tests conducted with a Fe-55 source demonstrated that the CE-65 sensors reach equivalent noise charge in the 15 to 25 e(-) range and excellent charge collection efficiencies. Charge sharing is substantial for standard diodes, but can be largely suppressed by modifying their design. Depletion of the thin sensitive layer saturates at a reverse diode bias of about 5 V.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Characterization of 3.2 Gbps readout in 65 nm CMOS technology
    Jirsa, J.
    Gecnuk, J.
    Havranek, M.
    Janoska, Z.
    Jansky, M.
    Kafka, V.
    Korchak, O.
    Kostina, A.
    Lednicky, D.
    Marcisovska, M.
    Marcisovsky, M.
    Stanek, P.
    Tomasek, L.
    Vancura, P.
    JOURNAL OF INSTRUMENTATION, 2023, 18 (01)
  • [42] A 29.5 to 31.7 GHz PLL in 65 nm CMOS Technology
    Chen, Yangping
    Kang, Kai
    Tian, Tong
    Wang, Wei
    Tang, Zongxi
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [43] 65nm CMOS technology for low power applications
    Steegen, A
    Mo, R
    Sun, RMMC
    Eller, M
    Leake, G
    Vietzke, D
    Tilke, A
    Guarin, F
    Fischer, A
    Pompl, T
    Massey, G
    Vayshenker, A
    Tan, WL
    Ebert, A
    Lin, W
    Gao, W
    Lian, J
    Kim, JP
    Wrschka, P
    Yang, JH
    Ajmera, A
    Knoefler, R
    Teh, YW
    Jamin, F
    Park, JE
    Hooper, K
    Griffin, C
    Nguyen, P
    Klee, V
    Ku, V
    Baiocco, C
    Johnson, G
    Tai, L
    Benedict, J
    Scheer, S
    Zhuang, H
    Ramanchandran, V
    Matusiewicz, G
    Lin, YH
    Siew, YK
    Zhang, F
    Leong, LS
    Liewl, SL
    Park, KC
    Lee, KW
    Hong, DH
    Choi, SM
    Kaltalioglu, E
    Kim, SO
    Naujok, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
  • [44] Advanced Spice Modeling for 65nm CMOS Technology
    Yang, Lianfeng
    Cui, Meng
    Ma, James
    He, Jia
    Wang, Wei
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 436 - +
  • [45] Characterization of a commercial 65 nm CMOS technology for SLHC applications
    Bonacini, S.
    Valerio, P.
    Avramidou, R.
    Ballabriga, R.
    Faccio, F.
    Kloukinas, K.
    Marchioro, A.
    JOURNAL OF INSTRUMENTATION, 2012, 7
  • [46] New Subthreshold Concepts in 65nm CMOS Technology
    Moradi, Farshad
    Wisland, Dag T.
    Mahmoodi, Hamid
    Peiravi, Ali
    Aunet, Snorre
    Cao, Tuan Vu
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 162 - +
  • [47] Characterization of pixel sensor designed in 180 nm SOI CMOS technology
    Benka, T.
    Havranek, M.
    Hejtmanek, M.
    Jakovenko, J.
    Janoska, Z.
    Marcisovska, M.
    Marcisovsky, M.
    Neue, G.
    Tomasek, L.
    Vrba, V.
    JOURNAL OF INSTRUMENTATION, 2018, 13
  • [48] A Direct Feedback FVF LDO for High Precision FMCW Radar Sensors in 65-nm CMOS Technology
    Lee, Jun-Hee
    Lee, Mun-Kyo
    Park, Jung-Dong
    SENSORS, 2022, 22 (24)
  • [49] Prototype measurement results in a 65 nm technology and TCAD simulations towards more radiation tolerant monolithic pixel sensors
    Lemoine, C.
    Rinella, G. Aglieri
    Baudot, J.
    Borghello, G.
    Carnesecchi, F.
    Hillemanns, H.
    Kluge, A.
    Kucharska, G.
    Leitao, P. V.
    Mager, M.
    Musa, L.
    Piro, F.
    Sanna, I.
    Snoeys, W.
    Suljic, M.
    JOURNAL OF INSTRUMENTATION, 2024, 19 (02)
  • [50] A Scalable 20V Charge-Pump-Based Driver in 65nm CMOS Technology
    Toubar, Mostafa
    Ismail, Yousr
    Ibrahim, Sameh
    Yang, Chih-Kong Ken
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (01) : 55 - 59