共 50 条
- [1] Algorithm-hardware Co-design for Deformable Convolution [J]. FIFTH WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING - NEURIPS EDITION (EMC2-NIPS 2019), 2019, : 48 - 51
- [3] Toolflow for the algorithm-hardware co-design of memristive ANN accelerators [J]. Memories - Materials, Devices, Circuits and Systems, 2023, 5
- [4] Algorithm-Hardware Co-design for BQSR Acceleration in Genome Analysis ToolKit [J]. 28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 157 - 166
- [5] Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs [J]. PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, : 23 - 32
- [6] Algorithm-Hardware Co-Design in Computing Systems: From Embedded Systems to the Cloud [J]. 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), 2020,
- [7] ASBNN: Acceleration of Bayesian Convolutional Neural Networks by Algorithm-hardware Co-design [J]. 2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 226 - 233
- [8] CSCNN: Algorithm-hardware Co-design for CNN Accelerators using Centrosymmetric Filters [J]. 2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 612 - 625
- [9] Open the box of digital neuromorphic processor: Towards effective algorithm-hardware co-design [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,