ALPHA: A Novel Algorithm-Hardware Co-Design for Accelerating DNA Seed Location Filtering

被引:3
|
作者
Hameed, Fazal [1 ,2 ]
Khan, Asif Ali [1 ]
Castrillon, Jeronimo [1 ]
机构
[1] Tech Univ Dresden, Compiler Construct & Ctr Adv Elect Dresden cfaed, D-01069 Dresden, Germany
[2] Inst Space Technol IST, Islamabad 44000, Pakistan
关键词
Genomics; Sequential analysis; DNA; Memory management; Heuristic algorithms; Bioinformatics; Metadata; Genome sequencing; seed location filtering; processing-in-memory; DNA sequence alignment; GENETIC-VARIATION;
D O I
10.1109/TETC.2021.3093840
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Sequence alignment is a fundamental operation in genomic analysis where DNA fragments called reads are mapped to a long reference DNA sequence. There exist a number of (in)exact alignment algorithms with varying sensitivity for both local and global alignments, however, they are all computationally expensive. With the advent of high-throughput sequencing (HTS) technologies that generate a mammoth amount of data, there is increased pressure on improving the performance and capacity of the analysis algorithms in general and the mapping algorithms in particular. While many works focus on improving the performance of the aligner themselves, recently it has been demonstrated that restricting the mapping space for input reads and filtering out mapping positions that will result in a poor match can significantly improve the performance of the alignment operation. However, this is only true if it is guaranteed that the filtering operation can be performed significantly faster. Otherwise, it can easily outweigh the benefits of the aligner. To expedite this pre-alignment filtering, among others, the recently proposed GRIM-Filter uses highly-parallel processing-in-memory operations benefiting from light-weight computational units on the logic-in-memory layer. However, the significant amount of data transferring between the memory and logic-in-memory layers quickly becomes a performance and energy bottleneck for the memory subsystem and ultimately for the overall system. By analyzing input genomes, we found that there are unexpected data-reuse opportunities in the filtering operation. We propose an algorithm-hardware co-design that exploits the data-reuse in the seed location filtering operation and, compared to the GRIM-Filter, cuts the number of memory accesses by 22-54 percent. This reduction in memory accesses improves the overall performance and energy consumption by 19-44 and 21-49 percent, respectively.
引用
收藏
页码:1464 / 1475
页数:12
相关论文
共 50 条
  • [1] Algorithm-hardware Co-design for Deformable Convolution
    Huang, Qijing
    Wang, Dequan
    Gao, Yizhao
    Cai, Yaohui
    Dong, Zhen
    Wu, Bichen
    Keutzer, Kurt
    Wawrzynek, John
    [J]. FIFTH WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING - NEURIPS EDITION (EMC2-NIPS 2019), 2019, : 48 - 51
  • [2] Algorithm-hardware Co-design of Attention Mechanism on FPGA Devices
    Zhang, Xinyi
    Wu, Yawen
    Zhou, Peipei
    Tang, Xulong
    Hu, Jingtong
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [3] Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
    Wabnitz, Malte
    Gemmeke, Tobias
    [J]. Memories - Materials, Devices, Circuits and Systems, 2023, 5
  • [4] Algorithm-Hardware Co-design for BQSR Acceleration in Genome Analysis ToolKit
    Lo, Michael
    Fang, Zhenman
    Wang, Jie
    Zhou, Peipei
    Chang, Mau-Chung Frank
    Cong, Jason
    [J]. 28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 157 - 166
  • [5] Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
    Yang, Yifan
    Huang, Qijing
    Wu, Bichen
    Zhang, Tianjun
    Ma, Liang
    Gambardella, Giulio
    Blott, Michaela
    Lavagno, Luciano
    Vissers, Kees
    Wawrzynek, John
    Keutzer, Kurt
    [J]. PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, : 23 - 32
  • [6] Algorithm-Hardware Co-Design in Computing Systems: From Embedded Systems to the Cloud
    Guan, Wenkai
    Ababei, Cristinel
    [J]. 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), 2020,
  • [7] ASBNN: Acceleration of Bayesian Convolutional Neural Networks by Algorithm-hardware Co-design
    Fujiwara, Yoshiki
    Takamaeda-Yamazaki, Shinya
    [J]. 2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 226 - 233
  • [8] CSCNN: Algorithm-hardware Co-design for CNN Accelerators using Centrosymmetric Filters
    Li, Jiajun
    Louri, Ahmed
    Karanth, Avinash
    Bunescu, Razvan
    [J]. 2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 612 - 625
  • [9] Open the box of digital neuromorphic processor: Towards effective algorithm-hardware co-design
    Tang, Guangzhi
    Safa, Ali
    Shidqi, Kevin
    Detterer, Paul
    Traferro, Stefano
    Konijnenburg, Mario
    Sifalakis, Manolis
    van Schaik, Gert-Jan
    Yousefzadeh, Amirreza
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [10] An Efficient Flood Detection Method With Satellite Images Based on Algorithm-Hardware Co-Design
    Pan, Dingwei
    Wang, Zhihao
    Wang, Xueqian
    Li, Gang
    Zeng, Shulin
    Wang, Yu
    [J]. IEEE Geoscience and Remote Sensing Letters, 2024, 21