Design and Implementation of 1 GHz Current Starved Voltage Controlled Oscillator (VCO) for PLL Using 90nm CMOS Technology

被引:0
|
作者
Muddi, Vishwanath [1 ]
Shinde, Kunjan D. [1 ]
Shivaprasad, B. K. [1 ]
机构
[1] PESITM Shivamogga, Dept Elect & Commun Engn, Shivamogga, Karnataka, India
关键词
CMOS VCO; Current-Starved VCO; Phase locked loop;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In wireless communication system the phase locked loop plays important role, specially Voltage Controlled Oscillator. It is an electronic device which is used for the pur pose of generating a signal. Applications range is very vast, which includes dock generation in various microprocessors to carrier synthesis in cellular telephones, requiring a large range of different oscillators/signal generation topologies and the performance parameters differs as the need changes. VCO can be designed and built using many circuit techniques. This paper presents one of the ways to design and implementation of CMOS voltage controlled oscillators (VCO) for pll. A VCO is an oscillator circuit, where the control voltage controls the oscillator output frequency. In this paper CSVCO is has been designed Cadence Design Suite using GPDK 90nm CMOS Technology with supply voltage 1.8v. Intern Virtuoso Analog Design Environment tool of Cadence have used to design and simulate schematic. Simulation results are calculated for all process corners, temperature (-40 degrees C to +100 degrees c).
引用
收藏
页码:335 / 339
页数:5
相关论文
共 50 条
  • [1] Design of 2.4 GHz CMOS LC Tank Voltage Controlled Oscillator (VCO) for PLL using 0.18 μm CMOS Technology
    Rahman, Siti Raudzah Abdul
    Ali, Sawal Hamid Md
    Kamal, Noorfazila
    Ahmad, Anim Arifah
    Othman, Masuri
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2018), 2018, : 246 - 249
  • [2] Design of 10 GHz eight-phase voltage controlled oscillator in 90nm CMOS
    CHEN Ying-mei
    WANG Hui
    YAN Shuang-chao
    ZHANG Li
    LI Wei
    [J]. The Journal of China Universities of Posts and Telecommunications., 2012, 19 (06) - 117
  • [3] Design of 10 GHz eight-phase voltage controlled oscillator in 90nm CMOS
    CHEN Ying-mei
    WANG Hui
    YAN Shuang-chao
    ZHANG Li
    LI Wei
    [J]. The Journal of China Universities of Posts and Telecommunications, 2012, (06) : 113 - 117
  • [4] A 80GHz Voltage Controlled Oscillator Utilizing a Negative Varactor in 90nm CMOS Technology
    Chaivipas, Win
    Okada, Kenichi
    Matsuzawa, Akira
    [J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 133 - 136
  • [5] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    [J]. 2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [6] Design and Analysis of Charge Pump for PLL at 90nm CMOS Technology
    Chandra, Ravi
    Anurag
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ENGINEERING & COMPUTATIONAL SCIENCES (RAECS), 2015,
  • [7] CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL
    Majeed, Abdul K. K.
    Kailath, Binsu J.
    [J]. 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [8] Design of 4.9 GHz Current starved VCO for PLL and CDR
    Singhal, Neha
    Sharma, R. K.
    [J]. 2018 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2018, : 864 - 867
  • [9] Design and Implementation of Voltage Control Oscillator (VCO) Using 180nm Technology
    Halesh, M. R.
    Rasane, K. R.
    Rohini, H.
    [J]. ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL, 2011, 125 : 472 - +
  • [10] Design and Implementation of two stage CMOS Operational amplifier using 90nm technology
    Kavyashree, C. L.
    Hemambika, M.
    Dharani, K.
    Naik, Ananth V.
    Sunil, M. P.
    [J]. PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 48 - 51