CAM Puzzle: A Power Model and Function-Based Circuit Segment Method of Content Addressable Memory

被引:0
|
作者
Sio, Kam-Tou [1 ]
Lai, Feipei [1 ,2 ]
Peng, Chin-Hung [2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Biomed Elect & Bioinformat, Taipei 10764, Taiwan
[2] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan
关键词
CAM; SPICE simulation; PB-CAM; accuracy;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Content Addressable Memory (CAM) is a data storage device, utilizing the Static Random Access Memory (SRAM) cell. CAMs are very popular especially implemented in network routers for IP address lookup, packet forwarding and packet classifications. Up to now, there are many types of CAM to conform to these different implementations. For the purpose to estimate the efficiency and power distribution of all types of CAM, doing preliminary simulation is needed before doing concrete circuit layout. Therefore, a speedy and accurate power analysis method is necessary. Besides, the simulation time of nowadays circuit simulation tool like HSPICE is considerable, especially for high frequency data storage circuits like CAMs. This work established a brand new power model of CAM which is called CAM Puzzle (CAMP), combining the petty models which are extracted from SPICE simulation, simplified into easily analytical power expressions in order to analyse the conventional CAM and pre-computation based content addressable memory (PB-CAM). In addition, this work also estimates the power consumption of CAM peripheral circuits such as address decoder circuit and data I/O. Using CAMP, the power consumption of complete CAM architecture can be estimated with 82% model accuracy and 94% system accuracy compared to SPICE simulation in 0.18 mu m process.
引用
收藏
页码:304 / 307
页数:4
相关论文
共 50 条
  • [1] NVSim-CAM: A Circuit-Level Simulator for Emerging Nonvolatile Memory based Content-Addressable Memory
    Li, Shuangchen
    Liu, Liu
    Gu, Peng
    Xu, Cong
    Xie, Yuan
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [2] Low-power content addressable memory (CAM) array for mobile devices
    Mohammad, Khader
    Qaroush, Aziz
    Washha, Mahdi
    Mohammad, Baker
    MICROELECTRONICS JOURNAL, 2017, 67 : 10 - 18
  • [3] A Novel Low-Power Matchline Evaluation Technique for Content Addressable Memory (CAM)
    Mahendra, Telajala Venkata
    Hussain, Sheikh Wasmir
    Mishra, Sandeep
    Dandapat, Anup
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2020, 36 (05) : 1035 - 1053
  • [4] A High Speed and Low Power Content-addressable Memory(CAM) Using Pipelined Scheme
    Jiang, Shixiong
    Yan, Pengzhan
    Sridhar, Ramalingam
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 345 - 349
  • [5] Zi-CAM: A Power and Resource Efficient Binary Content-Addressable Memory on FPGAs
    Irfan, Muhammad
    Ullah, Zahid
    Cheung, Ray C. C.
    ELECTRONICS, 2019, 8 (05):
  • [6] Design and Comparative Evaluation of a PCM-Based CAM (Content Addressable Memory) Cell
    Junsangsri, Pilin
    Han, Jie
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (02) : 359 - 363
  • [7] A Low-Power Content-Addressable Memory (CAM) using Pipe lined Search Scheme
    Song, Yibo
    Yao, Zheng
    Xiong, Xingguo
    TECHNOLOGICAL DEVELOPMENTS IN NETWORKING, EDUCATION AND AUTOMATION, 2010, : 405 - 410
  • [8] A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme
    Pagiamtzis, K
    Sheikholeslami, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) : 1512 - 1519
  • [9] Low power design of precomputation-based content-addressable memory
    Ruan, Shanq-Jang
    Wu, Chi-Yu
    Hsieh, Jui-Yuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (03) : 331 - 335
  • [10] Low-power priority encoder and multiple match detection circuit for ternary content addressable memory
    Mohan, Nitin
    Fung, Wilson
    Sachdev, Manoj
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 253 - +