Ball bumping and coining operations for tab and flip chip

被引:1
|
作者
Levine, L
机构
关键词
D O I
10.1109/ISAPM.1997.581269
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The process of using a ball bonder to form bumps on a chip, for subsequent TAB or Flip Chip attachment to a substrate, has now reached the production stage. A number of companies are using the process for full scale production. Other companies are using the process for rapid prototyping and limited quantity production, It requires no masks, uses existing equipment, and in many cases provides the most cost effective method for depositing bumps on chips. Two process variations are prevalent.
引用
收藏
页码:110 / 112
页数:3
相关论文
共 50 条
  • [1] Ball bumping and coining operations for TAB and Flip Chip
    Levine, L
    [J]. 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 265 - 267
  • [2] Ball bumping and coining operations for tab and flip chip
    Levine, Lee
    [J]. Proceedings of the International Symposium and Exhibition on Advanced Packaging Materials Processes, Properties and Interfaces, 1997, : 110 - 112
  • [3] EXPERIMENTAL PARAMETRIC STUDY ON THE BUMPING AND COINING OF GOLD STUDS FOR FLIP CHIP BONDING
    Ren, Rongbin
    Qiu, Xing
    Lo, Jeffery C. C.
    Lee, S. W. Ricky
    [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [4] Reliability investigations of different bumping processes for flip chip and TAB applications
    Jung, E
    Kloeser, J
    Nave, J
    Engelmann, G
    Dietrich, L
    Zakel, E
    Reichl, H
    [J]. NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 274 - 281
  • [5] Micro-ball wafer bumping for flip chip interconnection
    Hashino, E
    Shimokawa, K
    Yamamoto, Y
    Tatsumi, K
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 957 - 964
  • [6] An application of micro-ball wafer bumping to double ball bump for flip chip interconnection
    Tatsumi, K
    Yamamoto, Y
    Iwata, K
    Hashino, E
    Ishikawa, S
    Kohno, T
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 855 - 860
  • [7] Low cost flip chip bumping
    Oppert, T
    Teutsch, T
    Zakel, E
    [J]. PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 72 - 78
  • [8] Single chip bumping and reliability for flip chip processes
    Klein, M
    Oppermann, H
    Kalicki, R
    Aschenbrenner, R
    Reichl, H
    [J]. MICROELECTRONICS RELIABILITY, 1999, 39 (09) : 1389 - 1397
  • [9] A low cost bumping process for flip chip-technology using electroless nickel bumping and solder ball placement
    Motulla, G
    Kasulke, P
    Heinricht, K
    Ostmann, A
    Zakel, E
    Reichl, H
    Aszdasht, G
    Kloser, J
    [J]. 1ST 1997 IEMT/IMC SYMPOSIUM, 1997, : 174 - 181
  • [10] Lead-free flip chip bumping with special focus on stud bumping - A flexible and economical flip chip technology
    Nørlyng, Søren
    [J]. Advancing Microelectronics, 2001, 28 (04):