A research project on FPGA-accelerated cryptographic computing

被引：0
|
作者：
Argenziano, Domenico [1 ]
机构：
[1] Univ Naples Federico II, Naples, Italy
来源：
2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC) | 2015年
关键词：
D O I：
10.1109/3PGCIC.2015.187
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This invited presentation describes the contents of a research programme aimed at the definition of new components for FPGA-based cryptographic computing. The text describes the state of the art and the context of the proposed research, the methodology, as well as the current preliminary results, with particular emphasis on the ongoing development of an FPGA-based homomorphic encryption accelerator.
引用
收藏
页码：574 / 577
页数：4
相关论文
共 50 条
  • [31] FPGA-Accelerated Data Preprocessing for Personalized Recommendation Systems
    Kim, Hyeseong
    Lee, Yunjae
    Rhu, Minsoo
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 9 - 10
  • [32] FPGA-Accelerated Analytics: From Single Nodes to Clusters
    Istvan, Zsolt
    Kara, Kaan
    Sidler, David
    FOUNDATIONS AND TRENDS IN DATABASES, 2020, 9 (02): : 101 - 208
  • [33] FPGA-Accelerated Simulation of Truncated-Matrix Multipliers
    Walters, E. George, III
    2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 993 - 997
  • [34] FPGA-ACCELERATED RETINAL VESSEL-TREE EXTRACTION
    Nieto, A.
    Brea, V. M.
    Vilarino, D. L.
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 485 - 488
  • [35] Sorting Large Data Sets with FPGA-Accelerated Samplesort
    Chen, Han
    Madaminov, Sergey
    Ferdman, Michael
    Milder, Peter
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 326 - 326
  • [36] FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory
    Li, Zhaoshi
    Liu, Leibo
    Deng, Yangdong
    Wang, Jiawei
    Liu, Zhiwei
    Yin, Shouyi
    Wei, Shaojun
    MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 911 - 923
  • [37] Implementation and Performance of FPGA-Accelerated Particle Flow Filter
    Charalampidis, Dimitrios
    Jilkov, Vesselin P.
    Wu, Jiande
    SIGNAL AND DATA PROCESSING OF SMALL TARGETS 2015, 2015, 9596
  • [38] FPGA-Accelerated Hash Join Operation for Relational Databases
    Xue, Mei-Ting
    Xing, Qian-Jian
    Feng, Chen
    Yu, Feng
    Ma, Zhen-Guo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) : 1919 - 1923
  • [39] FPGA-Accelerated Range-Limited Molecular Dynamics
    Wu, Chunshu
    Yang, Chen
    Bandara, Sahan
    Geng, Tong
    Guo, Anqi
    Haghi, Pouya
    Li, Ang
    Herbordt, Martin
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (06) : 1544 - 1558
  • [40] HeteroYARN: A Heterogeneous FPGA-Accelerated Architecture Based on YARN
    Li, Ruixuan
    Yang, Qi
    Li, Yuhua
    Gu, Xiwu
    Xiao, Weijun
    Li, Keqin
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (12) : 2968 - 2980
12345