共 50 条
- [1] TASS: Timing Analyzer of Scenario-Based Specifications [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2009, 5643 : 689 - 695
- [2] SAT and LP Collaborative Bounded Timing Analysis of Scenario-Based Specifications [J]. THE 12TH ASIA-PACIFIC SYMPOSIUM ON INTERNETWARE, INTERNETWARE 2020, 2021, : 229 - 239
- [3] Verifying compositional designs for scenario-based timing specifications [J]. SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2004, : 253 - 256
- [4] Semantically Configurable Analysis of Scenario-Based Specifications [J]. FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, FASE 2014, 2014, 8411 : 185 - 199
- [6] Improving timing analysis effectiveness for scenario-based specifications by combining SAT and LP techniques [J]. SOFTWARE AND SYSTEMS MODELING, 2022, 21 (04): : 1321 - 1338
- [7] Improving timing analysis effectiveness for scenario-based specifications by combining SAT and LP techniques [J]. Software and Systems Modeling, 2022, 21 : 1321 - 1338
- [10] Checking component-based embedded software designs for scenario-based timing specifications [J]. EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 395 - 404