共 50 条
- [1] A low-voltage low-power CMOS sample-and-hold circuit [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 552 - 555
- [2] A CMOS Low-Voltage Fully Differential Sample-and-Hold Circuit [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1188 - 1191
- [3] A low-voltage fully differential CMOS high-speed sample-and-hold circuit [J]. PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 235 - 238
- [4] Low power and high speed sample-and-hold circuit [J]. IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 453 - 456
- [5] A 200 MHz 4.8 mW 3 V Fully Differential CMOS Sample-and-Hold Circuit with Low Hold Pedestal [J]. Analog Integrated Circuits and Signal Processing, 2005, 45 : 37 - 46
- [7] Low-voltage CMOS analog switch for high precision sample-and-hold circuit [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 710 - 713
- [9] A fully differential low-voltage CMOS high-speed track-and-hold circuit [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 397 - 400
- [10] A low-voltage fully differential CMOS high-speed track-and-hold circuit [J]. APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 141 - 144