A low-power 0.13μm CMOS OC-48SONET and XAUI compliant SERDES

被引：2

作者：

Wadhwa, R ^{[1
]}

Aggarwal, A ^{[1
]}

Edwards, J ^{[1
]}

Ehlert, M ^{[1
]}

Hoehn, J ^{[1
]}

Miao, G ^{[1
]}

Lakshmikumar, K ^{[1
]}

Khoury, J ^{[1
]}

机构：

[1] Multilink Technol Corp, Somerset, NJ USA

来源：

PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2003年

关键词：

D O I：

10.1109/CICC.2003.1249464

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a continuous rate octal 1.0 to 3.2 Gb/s serializes/deserializer circuit that meets SONET and XAUI requirements is presented. The performance of the SERDES surpasses stringent OC-48 jitter generation and tolerance specifications. This is achieved with the use of a master-slave PLL tuning scheme and meticulous attention to layout and isolation techniques. Implemented in a 0.13 mum digital CMOS technology, the part exhibits less than 5mUI r.m.s. jitter and the 1.2 mm(2) transceiver dissipates 160mW.

引用

页码：577 / 580

页数：4

共 50 条

[41] A 0.13 μm low-power race-free programmable logic array
Samson, Giby
Clark, Lawrence T.
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 313 - 316
[42] Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13μm CMOS
Giotta, D
Pessl, P
Clara, M
Klatzer, W
Gaggl, R
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 163 - 166
[43] A 0.13-μm CMOS Low-Power Capacitor-Less LDO Regulator Using Bulk-Modulation Technique
Keikhosravy, Kamyar
Mirabbasi, Shahriar
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (11) : 3105 - 3114
[44] Design of Low-phase Noise, Low-power Ring Oscillator for OC-48 Application
Ramiah, Harikrishnan
Keat, Chong Wei
Kanesan, Jeevan
IETE JOURNAL OF RESEARCH, 2012, 58 (05) : 425 - 428
[45] Low-Power Dual-Modulus Frequency Divider by 4/5 up to 13-GHz in 0.13μm CMOS
Issakov, Vadim
Trotta, Saverio
2017 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, ANTENNAS, COMMUNICATIONS AND ELECTRONIC SYSTEMS (COMCAS), 2017, : 150 - 153
[46] A low-power 5GHz transceiver in 0.13 μm CMOS for OFDM applications with sub-mm2 area
Han, Yiping
Larson, Lawrence E.
2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 361 - +
[47] A low-power wideband frequency doubler in 0.18μm CMOS
Murji, R
Deen, MJ
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4353 - 4356
[48] Design of a 3.1-10.6-GHz Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Using Standard 0.13 μm CMOS Technology
Ishaac, Nader Albert
NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 148 - 155
[49] Low Power Delay Locked-Loop Using 0.13 μm CMOS Technology
Badal, Torikul Islam
Maroofee, Pouya
Bhuiyan, Mohammad Arif Sobhan
Rahman, Labonnah F.
Rear, Mamun Bin Ibne
Mukit, Mohammad Abdul
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 176 - 179
[50] A Low-Power 0.13-μm CMOS IC for ZnO-Nanowire Assembly and Nanowire-Based UV Sensor Interface
Bonanno, Alberto
Morello, Marco
Crepaldi, Marco
Sanginario, Alessandro
Benetto, Simone
Cauda, Valentina
Civera, Pierluigi
Demarchi, Danilo
IEEE SENSORS JOURNAL, 2015, 15 (08) : 4203 - 4212

← 1 2 3 4 5 →