Advanced Fanout Packaging Technology for Hybrid Substrate Integration

被引:6
|
作者
Cao, Lihong [1 ]
Lee, Teck Chong [2 ]
Chen, Rick [2 ]
Chang, Yung-Shun [2 ]
Lu, Hsingfu [2 ]
Chao, Nicholas [2 ]
Huang, Yen-Liang [2 ]
Wang, Chen-Chao [2 ]
Huang, Chih-Yi [2 ]
Kuo, Hung-Chun [2 ]
Wu, YiHsien [2 ]
Cheng, Hung-Hsiang [2 ]
机构
[1] Adv Semicond Engn US Inc, Engn & Tech Promot, Austin, TX 78704 USA
[2] Adv Semicond Engn Inc, Corp R&D Ctr, Kaohsiung, Taiwan
关键词
High density Fanout (FO) on substrate; FOBGA; FCBGA; RDL; Warpage; Signal integrity; Power integrity; Electrical simulation;
D O I
10.1109/ECTC51906.2022.00219
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced packaging technologies such as 2.5D Si TSV interposer, Fanout RDL interposer and 3D hybrid bonding packaging have been developed for chiplets and system heterogeneous integrations to fulfil the continuous pursuit of higher performance, higher bandwidth, lower power consumption, higher capacity and lower cost. However, the new heterogeneous integration solutions especially for HPC, AI and edge computing applications have also urged the demands for the laminated substrates with higher density interconnects and larger footprint body sizes. Conventional laminated substrate such as flip-chip ball grid array (FCBGA) package with multi-layer (typically over 10 layers) will suffer higher cost from the yield loss with the increasing substrate layer counts and body size. In this paper, the new packaging solutions of combining high density fanout with laminated substrate were developed. Two different high density fanout (FO) solutions named chip first and chip last for a single ASIC chip on standard ABF laminated substrates with different body sizes and layer counts were introduced. This new packaging technology was called Fanout BGA (FOBGA). The passive components were also embedded on redistribution layer (RDL) for FO chip last hybrid substrate. The test vehicles and process flows for both FOBGA chip first and chip last solutions were also elaborated. The warpage of different TVs was also demonstrated. Furthermore, the package signal integrity (SI) and power integrity (PI) performance for FO on substrate were conducted by electrical stimulations. The impacts of RDL routing and RDL line and spacing (L/S) on electrical performance of FOBGA package were also discussed. Finally, the design guidance of FO on substrate to improve the performance by reducing substrate layer counts were proposed. The high density FO on substrate has provided the higher density interconnect than that of conventional laminated substrate, it also has demonstrated the flexibility to reuse substrate and good potential to leverage standard laminate substrate without increasing body size and layer counts for high performance applications.
引用
收藏
页码:1362 / 1370
页数:9
相关论文
共 50 条
  • [21] Market and technology trends in advanced packaging
    Ranjan, Manish
    [J]. SOLID STATE TECHNOLOGY, 2010, 53 (04) : 19 - +
  • [22] Lithography technology and trends for Advanced Packaging
    Pizzagalli, Amandine
    [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [23] Solder jet technology for advanced packaging
    Gallagher, C
    Hughes, PJ
    Tassie, P
    Rodgers, K
    Barton, J
    Justice, J
    Casey, DP
    [J]. Opto-Ireland 2005: Optoelectronics, Photonic Devices, and Optical Networks, 2005, 5825 : 615 - 621
  • [24] Advanced Substrate and Packaging Concepts for Compact System Integration with Additive Manufacturing Technologies for High Temperature Applications
    Syed-Khaja, Aarief
    Schwarz, Daniel
    Franke, Joerg
    [J]. IEEE CPMT SYMPOSIUM JAPAN 2015, (ICSJ 2015), 2015, : 156 - 159
  • [25] New Molding Technology Enabling Advanced Packaging Technology
    Saito, Takashi
    Kitajima, Tokuyuki
    Kawaguchi, Makoto
    Tajima, Shinya
    Okamoto, Masashi
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1957 - 1963
  • [26] Advanced Packaging and Heterogeneous Integration to Reboot Computing
    Pal, Saptadeep
    Iyer, Subramanian S.
    Gupta, Puneet
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2017, : 28 - 33
  • [27] Smart Cut™ technology: from Substrate Enginnering to Advanced 3D Integration
    Besnard, Guillaume
    Bich-Yen Nguyen
    Maleville, Christophe
    [J]. 2022 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2022, : 81 - 83
  • [28] SMT/Hybrid/Packaging: System integration in Microelectronics
    不详
    [J]. ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2009, 126 (03): : A16 - A16
  • [29] Conceptual structure for the integration of antennas with packaging technology
    Mestdagh, S
    Vandenbosch, GAE
    [J]. 34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 1085 - 1088