Advanced Fanout Packaging Technology for Hybrid Substrate Integration

被引:6
|
作者
Cao, Lihong [1 ]
Lee, Teck Chong [2 ]
Chen, Rick [2 ]
Chang, Yung-Shun [2 ]
Lu, Hsingfu [2 ]
Chao, Nicholas [2 ]
Huang, Yen-Liang [2 ]
Wang, Chen-Chao [2 ]
Huang, Chih-Yi [2 ]
Kuo, Hung-Chun [2 ]
Wu, YiHsien [2 ]
Cheng, Hung-Hsiang [2 ]
机构
[1] Adv Semicond Engn US Inc, Engn & Tech Promot, Austin, TX 78704 USA
[2] Adv Semicond Engn Inc, Corp R&D Ctr, Kaohsiung, Taiwan
关键词
High density Fanout (FO) on substrate; FOBGA; FCBGA; RDL; Warpage; Signal integrity; Power integrity; Electrical simulation;
D O I
10.1109/ECTC51906.2022.00219
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced packaging technologies such as 2.5D Si TSV interposer, Fanout RDL interposer and 3D hybrid bonding packaging have been developed for chiplets and system heterogeneous integrations to fulfil the continuous pursuit of higher performance, higher bandwidth, lower power consumption, higher capacity and lower cost. However, the new heterogeneous integration solutions especially for HPC, AI and edge computing applications have also urged the demands for the laminated substrates with higher density interconnects and larger footprint body sizes. Conventional laminated substrate such as flip-chip ball grid array (FCBGA) package with multi-layer (typically over 10 layers) will suffer higher cost from the yield loss with the increasing substrate layer counts and body size. In this paper, the new packaging solutions of combining high density fanout with laminated substrate were developed. Two different high density fanout (FO) solutions named chip first and chip last for a single ASIC chip on standard ABF laminated substrates with different body sizes and layer counts were introduced. This new packaging technology was called Fanout BGA (FOBGA). The passive components were also embedded on redistribution layer (RDL) for FO chip last hybrid substrate. The test vehicles and process flows for both FOBGA chip first and chip last solutions were also elaborated. The warpage of different TVs was also demonstrated. Furthermore, the package signal integrity (SI) and power integrity (PI) performance for FO on substrate were conducted by electrical stimulations. The impacts of RDL routing and RDL line and spacing (L/S) on electrical performance of FOBGA package were also discussed. Finally, the design guidance of FO on substrate to improve the performance by reducing substrate layer counts were proposed. The high density FO on substrate has provided the higher density interconnect than that of conventional laminated substrate, it also has demonstrated the flexibility to reuse substrate and good potential to leverage standard laminate substrate without increasing body size and layer counts for high performance applications.
引用
收藏
页码:1362 / 1370
页数:9
相关论文
共 50 条
  • [1] Advanced Fanout Embedded Bridge Packaging Technology for Chiplets Integration
    Cao, Lihong
    Lee, Teck Chong
    Chang, Yung-Shun
    Sheng-WenYang
    Huang, Yen-Liang
    Lin, I-Ting
    Wu, Yisien
    Huang, Min-Lung
    Fang, Jan-Kuang
    Huang, C.P.
    [J]. Advancing Microelectronics, 2022, 49 (02): : 6 - 9
  • [2] Advanced substrate and packaging technology
    Ishida, T
    [J]. 2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 18 - 24
  • [3] Advanced packaging and substrate technology using conductive adhesives
    Eda, K
    [J]. 3RD INTERNATIONAL CONFERENCE ON ADHESIVE JOINING AND COATING TECHNOLOGY IN ELECTRONICS MANUFACTURING 1998, PROCEEDINGS, 1998, : 144 - 151
  • [4] Advanced Packaging Technology Platforms for Chiplets and Heterogeneous Integration
    Cao, Lihong
    [J]. 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [5] Comprehensive Defect Monitoring Technique for Advanced Fanout Packaging Process
    Vangal, Aravindh
    Yeoh, Richard
    Chang, Wesley
    Pan, ShihLin
    Kuo, Wei
    Pandey, Anuj
    Khoo, Kevin
    Lakhawat, Rahul
    Wang, Kootz
    [J]. 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [6] Advanced substrate technology for ball grid array in electronic packaging
    Wang, YP
    Her, TD
    [J]. PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 335 - 339
  • [7] Scale Up Of Advanced Packaging And System Integration For Hybrid Technologies
    Selim, Ramsey
    Hoofman, Romano
    Labie, Riet
    Sandeep, Veda
    Drischel, Thomas
    Torki, Kholdoun
    [J]. 2021 SMART SYSTEMS INTEGRATION (SSI), 2021,
  • [8] Advanced Substrate Packaging Technologies for Enabling Heterogeneous Integration (HI) Applications
    Duan, G.
    Kanaoka, Y.
    Mcree, R.
    Li, Y.
    Liu, M. L.
    Yeon, H. S.
    Jones, J.
    Tanaka, H.
    May, A.
    Ranjan, R.
    Ozkan, O.
    Lehaf, A.
    Cho, S.
    Zhang, J.
    Manepalli, R.
    Mahajan, R.
    Azimi, H.
    [J]. 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [9] Chip Last Fanout Chip on Substrate (FOCoS) Solution for Chiplets Integration
    Lee, Teck-Chong
    Yang, Shu-Han
    Wu, Hsin-Yi
    Lin, You-Jun
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1970 - 1974
  • [10] EMIB and advanced substrate packaging technologies to enable heterogeneous integration (HI) applications
    Duan, Gang
    Mahajan, Ravi
    Manepalli, Rahul
    Azimi, Hamid
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (02)