A Basic Linear Algebra Compiler for Embedded Processors

被引:0
|
作者
Kyrtatas, Nikolaos [1 ]
Spampinato, Daniele G. [1 ]
Pueschel, Markus [1 ]
机构
[1] Swiss Fed Inst Technol, Dept Comp Sci, Zurich, Switzerland
来源
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) | 2015年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many applications in signal processing, control, and graphics on embedded devices require efficient linear algebra computations. On general-purpose computers, program generators have proven useful to produce such code, or important building blocks, automatically. An example is LGen, a compiler for basic linear algebra computations of fixed size. In this work, we extend LGen towards the embedded domain using as example targets Intel Atom, ARM Cortex-A8, ARM Cortex-A9, and ARM1176 (Raspberry Pi). To efficiently support these processors we introduce support for the NEON vector ISA and a methodology for domain-specific load/store optimizations. Our experimental evaluation shows that the new version of LGen produces code that performs in many cases considerably better than well-established, commercial and non-commercial libraries (Intel MKL and IPP), software generators (Eigen and ATLAS), and compilers (icc, gcc, and clang).
引用
收藏
页码:1054 / 1059
页数:6
相关论文
共 50 条
  • [21] Enabling compiler flow for embedded VLIW DSP processors with distributed register files
    Chen, Chung-Kai
    Tseng, Ling-Hua
    Chen, Shih-Chang
    Lin, Young-Jia
    You, Yi-Ping
    Lu, Chia-Han
    Lee, Jenq-Kuen
    ACM SIGPLAN NOTICES, 2007, 42 (07) : 146 - 148
  • [22] PBExplore: A framework for compiler-in-the-loop exploration of partial bypassing in embedded processors
    Shrivastava, A
    Dutt, N
    Nicolau, A
    Earlie, E
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1264 - 1269
  • [23] Enabling Compiler Flow for Embedded VLIW DSP Processors with Distributed Register Files
    Chen, Chung-Kai
    Tseng, Ling-Hua
    Chen, Shih-Chang
    Lin, Young-Jia
    You, Yi-Ping
    Lu, Chia-Han
    Lee, Jenq-Kuen
    LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2007, : 146 - 148
  • [24] Scheduling dense linear algebra operations on multicore processors
    Kurzak, Jakub
    Ltaief, Hatem
    Dongarra, Jack
    Badia, Rosa M.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2010, 22 (01): : 15 - 44
  • [25] NEGATIVE BASE ENCODING IN OPTICAL LINEAR ALGEBRA PROCESSORS
    PERLEE, C
    CASASENT, D
    APPLIED OPTICS, 1986, 25 (02): : 168 - 169
  • [27] A selective dynamic compiler for embedded Java']Java virtual machines targeting ARM processors
    Debbabi, M
    Gherbi, A
    Mourad, A
    Yahyaoui, H
    SCIENCE OF COMPUTER PROGRAMMING, 2006, 59 (1-2) : 38 - 63
  • [28] Compiler-based register name adjustment for low-power embedded processors
    Petrov, P
    Orailoglu, A
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 523 - 527
  • [29] Reducing Power Consumption of Embedded Processors through Register File Partitioning and Compiler Support
    Guan, Xuan
    Fei, Yunsi
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 269 - 274
  • [30] MATRIX PRECONDITIONING - A ROBUST OPERATION FOR OPTICAL LINEAR ALGEBRA PROCESSORS
    GHOSH, A
    PAPARAO, P
    APPLIED OPTICS, 1987, 26 (14): : 2734 - 2737