共 50 条
- [1] FPGA Implementation of Rate Control for JPEG2000 [J]. PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015), 2015, 10 : 230 - 234
- [2] A novel efficient rate control algorithm for hardware implementation in JPEG2000 [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 21 - 24
- [3] Architecture design and VLSI implementation for JPEG2000 [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 606 - 609
- [4] An efficient VLSI implementation of DWT for JPEG2000 [J]. PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2, 2003, : 990 - 993
- [5] Hardware Implementation of Rate Control for Motion JPEG2000 [J]. PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 359 - 364
- [6] Prediction based JPEG2000 rate control algorithm [J]. Qinghua Daxue Xuebao/Journal of Tsinghua University, 2010, 50 (01): : 125 - 128
- [8] A new fast rate control algorithm for JPEG2000 [J]. PROCEEDINGS OF THE 24TH CHINESE CONTROL CONFERENCE, VOLS 1 AND 2, 2005, : 1759 - 1764
- [9] Hardware-oriented rate control algorithm for JPEG2000 and its VLSI architecture design [J]. Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2008, 35 (04): : 645 - 649
- [10] A low power VLSI implementation for JPEG2000 codec [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 58 - 61