2nd Level Reliability Drop Test Robustness for Wafer Level Packages

被引:0
|
作者
Pin, Queck Kian [1 ]
Ludwig, Heitzer [1 ]
Wei, Yong Wei [1 ]
机构
[1] Infineon Technol Malaysia Sdn Bhd, Batu Berendam 75350, Malacca, Malaysia
来源
PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010) | 2011年
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
2nd level reliability performance during drop impact is critical for Wafer Level Packages (WLP). Accompanying the popularization of portable and mobile phone products, high reliability under board level drop test is a great concern to semiconductor manufacturers. A 0.4mm pitch Cu under bump metallization (UBM) type has been developed for mobile computing application. In this paper presents the impact on solder joint reliability with various approaches to achieve higher Drop Test (DT) robustness. Polymer Core solder ball, solder ball Sn1.2AgCu (additive Ni + alpha), polymer flux with SAC107 solder ball, solder ball Sn1.2Ag0.5Cu (doped), copper core solder ball, and additional 6 mu m passivation layer (poly imide) have been investigated. The test vehicles were 49 pins and 0.4mm ball pitch with Cu UBM. Ball shear test was carried out to measure the solder joint performance after reflow process and units were performed cross sectioned for IMC formation analysis. Board level drop test was performed as per JESD22-B111 test method. The drop test results showed polymer core solder ball gives the best performance which is more than 1000 drops, followed by Sn1.2Ag0.5Cu (doped) solder ball, polymer flux, additional 6um polyimide, Sn1.2AgCu (additive Ni + alpha) solder ball & copper core solder ball. It indicated the stress relaxation within IMC & strength improvement to achieve higher drop test performance for polymer core solder ball during drop test. On the other hand, copper core solder ball has the worst drop performance (66 drops) as it has rigid material (Cu) inside the ball and less solder amount that can absorb the drop impact and stress.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Drop test reliability of wafer level chip scale packages
    Alajoki, M
    Nguyen, L
    Kivilahti, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
  • [2] Board level drop test reliability of IC packages
    Chai, TC
    Quek, S
    Hnin, WY
    Wong, EH
    Chia, J
    Wang, YY
    Tan, YM
    Lim, CT
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 630 - 636
  • [3] JEDEC Board Drop Test Simulation for Wafer Level Packages (WLPs)
    Dhiman, Harpreet S.
    Fan, Xuejun
    Zhou, Tiao
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 556 - +
  • [4] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108
  • [5] Reliability of RDL structured Wafer Level Packages
    Xi, Jia
    Yang, Donglun
    Bai, Lin
    Zhai, Xinduo
    Xiao, Fei
    Guo, Hongyan
    Zhang, Li
    Lai, Chi Ming
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1029 - +
  • [6] Reliability of Fine Pitch Wafer Level Packages
    Yang, Donglun
    Ye, Xiaotong
    Xiao, Fei
    Chen, Dong
    Zhang, Li
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 1097 - 1101
  • [7] Reliability of Wafer Level Chip Scale Packages
    Rongen, R.
    Roucou, R.
    vd Wel, P. J.
    Voogt, F.
    Swartjes, F.
    Weide-Zaage, K.
    MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1988 - 1994
  • [8] Effect of Design Parameters on Drop Test Performance of Wafer Level Chip Scale Packages
    Tumne, P.
    Venkatadri, V.
    Kudtarkar, S.
    Delaus, M.
    Santos, D.
    Havens, R.
    Srihari, K.
    JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (02)
  • [9] Study on the board level reliability test of package on package (PoP) with 2nd level underfill
    Lee, Joon-Yeob
    Hwang, Tae-Kyung
    Kim, Jin-Young
    Yoo, Min
    Sohn, Eun-Sook
    Chung, Ji-Young
    Dreiza, Moody
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1905 - +
  • [10] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762