共 50 条
- [2] Integrated pulse neuron circuit for asynchronous pulse neural networks [J]. PROCEEDINGS OF THE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS 2003, VOLS 1-4, 2003, : 942 - 947
- [4] Fully Integrated Circuit Design Aihara's Chaotic Neuron Model [J]. INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 258 - +
- [5] A transistorized circuit of a chaotic spiking oscillator [J]. IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 665 - 669
- [6] A quantized chaotic spiking neuron and CDMA coding [J]. ICONIP'02: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING: COMPUTATIONAL INTELLIGENCE FOR THE E-AGE, 2002, : 562 - 565
- [7] A Comparison for Probabilistic Spiking Neuron Model and Spiking Integrated and Fired Neuron Model [J]. 2014 33RD CHINESE CONTROL CONFERENCE (CCC), 2014, : 5059 - 5064
- [8] Asynchronous Architecture of Stochastic Computing Spiking Neuron Network [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2022, 34 (04): : 522 - 526
- [9] Bifurcation phenomena observed from two-variable spiking neuron integrated circuit [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
- [10] A spiking and bursting neuron circuit based on memristor [J]. NEUROCOMPUTING, 2016, 203 : 86 - 91