Fractal Consistency: Architecting the Memory System to Facilitate Verification

被引:1
|
作者
Zhang, Meng [1 ]
Lebeck, Alvin R. [2 ]
Sorin, Daniel J. [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA
[2] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA
基金
美国国家科学基金会;
关键词
Memory Consistency; Multicore; Verification; Validation;
D O I
10.1109/L-CA.2010.18
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most challenging problems in developing a multicore processor is verfiying that the design is correct, and one of the most difficult aspects of pre-silicon verification is verifying that the memory system obeys the architecture's specified memory consistency model. To simplify the process of pre-silicon design verification, we propose a system model called the Fractally Consistent Model (FCM). We prove that systems that adhere to the FCM can be verified to obey the memory consistency model in three simple, scalable steps. The procedure for verifying FCM systems contrasts sharply with the difficult, non-scalable procedure required to verify non-FCM systems. We show that FCM systems do not necessarily sacrifice performance, compared to non-FCM systems, despite being simpler to verify.
引用
收藏
页码:61 / 64
页数:4
相关论文
共 50 条
  • [21] Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
    Meixner, Albert
    Sorin, Daniel J.
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2009, 6 (01) : 18 - 31
  • [22] Consistency verification of contextual computing requirements in military information system
    Liu, Meifeng
    Yang, Wenjing
    [J]. Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2024, 46 (01): : 190 - 195
  • [23] Architecting Fault Tolerance with Exception Handling: Verification and Validation
    Patrick H. S. Brito
    Rogério de Lemos
    Cecília M. F. Rubira
    Eliane Martins
    [J]. Journal of Computer Science and Technology, 2009, 24 : 212 - 237
  • [24] Architecting Fault Tolerance with Exception Handling: Verification and Validation
    Brito, Patrick H. S.
    de Lemos, Rogerio
    Rubira, Cecilia M. F.
    Martins, Eliane
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2009, 24 (02) : 212 - 237
  • [25] Architecting Fault Tolerance with Exception Handling: Verification and Validation
    Patrick H. S. Brito
    Rogério de Lemos
    Cecília M. F. Rubira
    Eliane Martins
    [J]. Journal of Computer Science & Technology, 2009, 24 (02) : 212 - 237
  • [26] ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification
    Zhang, Hongce
    Trippel, Caroline
    Manerkar, Yatin A.
    Gupta, Aarti
    Martonosi, Margaret
    Malik, Sharad
    [J]. PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2018, : 12 - 21
  • [27] A Consistency Mechanism for Distributed Persistent Memory File System
    Chen, Bo
    Lu, Youyou
    Cai, Tao
    Chen, Youmin
    Tu, Yaofeng
    Shu, Jiwu
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2020, 57 (03): : 660 - 667
  • [28] A realtime, memory efficient fingerprint verification system
    Yang, SL
    Verbauwhede, I
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 189 - 192
  • [29] An Abstract State Machine specification and verification of the location consistency memory model and cache protocol
    Wallace, C
    Tremblay, G
    Amaral, JN
    [J]. JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2001, 7 (11) : 1088 - 1112
  • [30] Architecting Optically Controlled Phase Change Memory
    Narayan, Aditya
    Thonnart, Yvain
    Vivet, Pascal
    Coskun, Ayse
    Joshi, Ajay
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (04)