Reconfigurable Hardware Architecture for Music Generation using Cellular Automata

被引:0
|
作者
Bezerra, Heloisa Dina [1 ]
Nedjah, Nadia [1 ]
Mourelle, Luiza de Macedo [2 ]
机构
[1] Univ Estado Rio De Janeiro, Dept Elect Eng & Telecom, Rio De Janeiro, Brazil
[2] Univ Estado Rio De Janeiro, Dept Elect Eng & Telecom, Rio De Janeiro, Brazil
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a hardware architecture to generate harmonized music, which is composed by melodic intervals determined from the association of cellular automata in accordance to standard MIDI protocol. The implementation of the architecture is implemented in FPGA aiming at designing an alternative efficient tool for the study and research related to the field of random music. To this end, the architecture includes four kind of cellular automata, developed through four neighborhood models with a radius of 1. The proposed architecture allows 16 possible combinations of cellular automata models. to maximize the applicability potential of the architecture, the configuration data that influence the generated music product is performed almost in entirety by the user, with no virtual limit of the number of possible melodic combinations generated by the hardware. In order to validate the effectiveness as well as efficiency of the architecture, we present some results about the generated melodies. The results were extracted by means of known musical information retrieval techniques.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Design of 8 bit Reconfigurable ALU Using Quantum Dot Cellular Automata
    Pandiammal, K.
    Meganathan, D.
    [J]. 2018 IEEE 13TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2018, : 176 - 179
  • [42] RNA: A Reconfigurable Architecture for Hardware Neural Acceleration
    Tu, Fengbin
    Yin, Shouyi
    Ouyang, Peng
    Liu, Leibo
    Wei, Shaojun
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 695 - 700
  • [43] A Novel Reconfigurable Hardware Architecture of Neural Network
    Khalil, Kasem
    Eldash, Omar
    Dey, Bappaditya
    Kumar, Ashok
    Bayoumi, Magdy
    [J]. 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 618 - 621
  • [44] Efficient Architecture for Spike Sorting in Reconfigurable Hardware
    Hwang, Wen-Jyi
    Lee, Wei-Hao
    Lin, Shiow-Jyu
    Lai, Sheng-Ying
    [J]. SENSORS, 2013, 13 (11): : 14860 - 14887
  • [45] A Reconfigurable Hardware Architecture for Principal Component Analysis
    Uday A. Korat
    Amirhossein Alimohammad
    [J]. Circuits, Systems, and Signal Processing, 2019, 38 : 2097 - 2113
  • [46] A Reconfigurable Hardware Architecture for Principal Component Analysis
    Korat, Uday A.
    Alimohammad, Amirhossein
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (05) : 2097 - 2113
  • [47] VLSI architecture of a cellular automata machine
    Khan, AR
    Choudhury, PP
    Dihidar, K
    Mitra, S
    Sarkar, P
    [J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1997, 33 (05) : 79 - 94
  • [48] Efficient implementation of cellular algorithms on reconfigurable hardware
    Corsonello, P
    Spezzano, G
    Staino, G
    Talia, D
    [J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 211 - 218
  • [49] An auxiliary function approach for Lasso in music composition using cellular automata
    Li, Kun
    Qian, YongSheng
    Zhao, WenBo
    [J]. JOURNAL OF APPLIED STATISTICS, 2014, 41 (05) : 989 - 997
  • [50] Automatic Melody Generation using Neural Networks and Cellular Automata
    Matic, Ivana D.
    Oliveira, Antonio Pedro
    Cardoso, Amilcar
    [J]. ELEVENTH SYMPOSIUM ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING (NEUREL 2012), 2012,