Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study

被引:59
|
作者
Saeidi, Ali [1 ]
Jazaeri, Farzan [2 ]
Bellando, Francesco [1 ]
Stolichnov, Igor [1 ]
Luong, Gia V. [3 ]
Zhao, Qing-Tai [3 ]
Mantl, Siegfried [3 ]
Enz, Christian C. [2 ]
Ionescu, Adrian M. [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Lab Micro & Nanoelect Devices, CH-1015 Lausanne, Switzerland
[2] Ecole Polytech Fed Lausanne, Lab Integrated Circuits, CH-1015 Lausanne, Switzerland
[3] Forschungszentrum Julich, PGI 9, D-52425 Julich, Germany
基金
瑞士国家科学基金会;
关键词
Negative capacitance; ferroelectric; NC-TFET; NC-FET; hysteretic; non-hysteretic; FIELD-EFFECT TRANSISTORS; SIMULATION;
D O I
10.1109/LED.2017.2734943
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter reports for the first time a full experimental study of performance boosting of tunnel FETs (TFETs) and MOSFETs by negative capacitance (NC) effect. We discuss the importance of capacitance matching between a ferroelectric NC and a device capacitance to achieve hysteretic and non-hysteretic characteristics. PZT ferroelectric capacitors are connected to the gate of three terminals TFETs and MOSFETs and partial or full matching NC conditions for amplification and stability are obtained. First, we demonstrate the characteristics of hysteretic and non-hysteretic NC-TFETs. The main performance boosting is obtained for the non-hysteretic NC-TFET, where the ON-current is increased by a factor of 500 times, transconductance is enhanced by three orders of magnitude, and the low slope region is extended. The boosting of performance is moderate in the hysteretic NC-TFET. Second, we investigate the impact of the same NC booster on MOSFETs. Subthreshold swing as steep as 4 mV/decade with a 1.5-V hysteresis is obtained on a commercial device fabricated in 28-nm CMOS technology. Moreover, we demonstrate a non-hysteretic NC-MOSFET with a full matching of capacitances and a reduced subthreshold swing down to 20 mV/decade.
引用
收藏
页码:1485 / 1488
页数:4
相关论文
共 50 条
  • [21] Experimental study of negative capacitance in LEDs
    FENG Lie-feng-(1)
    OptoelectronicsLetters, 2005, (02) : 48 - 50
  • [22] Experimental study of negative capacitance in LEDs
    Lie-feng Feng
    Jun Wang
    Chuan-yun Zhu
    Hong-xia Cong
    Yong Chen
    Cun-da Wang
    Optoelectronics Letters, 2005, 1 (2) : 124 - 126
  • [23] Experimental study of negative capacitance in LEDs
    Feng Lie-feng
    Wang Jun
    Zhu Chuan-yun
    Cong Hong-xia
    Chen Yong
    Wang Cun-da
    OPTOELECTRONICS LETTERS, 2005, 1 (02) : 124 - 126
  • [24] Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors
    Ali Saeidi
    Farzan Jazaeri
    Igor Stolichnov
    Christian C. Enz
    Adrian M. Ionescu
    Scientific Reports, 9
  • [25] Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors
    Saeidi, Ali
    Jazaeri, Farzan
    Stolichnov, Igor
    Enz, Christian C.
    Ionescu, Adrian M.
    SCIENTIFIC REPORTS, 2019, 9 (1)
  • [26] Analysis of Using Negative Capacitance FETs to Optimize Linearity Performance for Voltage Reference Generators
    Liu, Hongyi
    Zhao, Jian
    Zhang, Yuhang
    Xiao, Fan
    Liu, Yaxin
    Li, Xueqing
    Li, Xiuyan
    Li, Yongfu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (11) : 5864 - 5871
  • [27] The impact of charges at the dielectric/channel interface on performance degradation in negative capacitance ferroelectric FETs
    Li, Ming-Hao
    Li, Qiang
    Hsu, Hsiao-Hsuan
    Ying, Lei-Ying
    Zhang, Bao-Ping
    Zheng, Zhi-Wei
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (04)
  • [28] Experimental Investigations of SiGe Channels for Enhancing the SGOI Tunnel FETs Performance
    Le Royer, C.
    Villalon, A.
    Martinie, S.
    Nguyen, P.
    Barraud, S.
    Glowacki, F.
    Cristoloveanu, S.
    Vinet, M.
    2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 69 - 72
  • [29] RF Performance Projections of Negative-Capacitance FETs: fT, fmax, and gmfT/ID
    Wang, Ji Kai
    Gudem, Prasad S.
    Cam, Thomas
    Yuan, Zhi Cheng
    Wong, Michael
    Holland, Kyle D.
    Kienle, Diego
    Vaidyanathan, Mani
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (08) : 3442 - 3450
  • [30] Full Chip Power Benefits with Negative Capacitance FETs
    Samal, Sandeep K.
    Khandelwal, Sourabh
    Khan, Asif I.
    Salahuddin, Sayeef
    Hu, Chenming
    Lim, Sung Kyu
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,