Programmable scan-based logic built-in self test

被引：2

作者：

Lai, Liyang ^{[1
]}

Cheng, Wu-Tung ^{[1
]}

Rinderknecht, Thomas ^{[1
]}

机构：

[1] Mentor Graph Corp, Wilsonville, OR 97070 USA

来源：

PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM | 2007年

关键词：

D O I：

10.1109/ATS.2007.45

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a programmable approach for performing scan-based logic Built-In Self Test. This approach combines the techniques of reseeding and weighted random patterns testing. Reseeding is used to encode the bias cube and weighted patterns are used to fine tune the weight set. Experimental results show fault coverage comparable to ATPG can be achieved. Most importantly, the scheme fits well in the system test environment and high fault coverage can be obtained with a small number of reconfigurations on the BIST controller.

引用

页码：371 / 377

页数：7

共 50 条

[1] BISD: Scan-Based Built-In Self-Diagnosis
Elm, Melanie
Wunderlich, Hans-Joachim
[J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1243 - 1248
[2] Built-in self-diagnosis for scan-based VLSI
Sun, XL
Ellert, D
[J]. 1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 564 - 567
[3] Combining scan test and built-in self test
Seuring, Markus
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (03): : 297 - 299
[4] Combining Scan Test and Built-in Self Test
Markus Seuring
[J]. Journal of Electronic Testing, 2006, 22 : 297 - 299
[5] Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding
Xiang, Dong
Wen, Xiaoqing
Wang, Laung-Terng
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 942 - 953
[6] BUILT-IN TEST FOR FOLDED PROGRAMMABLE LOGIC-ARRAYS
BREUER, MA
SAHEBAN, F
[J]. MICROPROCESSORS AND MICROSYSTEMS, 1987, 11 (06) : 319 - 329
[7] Programmable deterministic Built-In Self-Test
Hakmi, Abdul-Wahid
Wunderlich, Hans-Joachim
Zoellin, Christian G.
Glowatz, Andreas
Hapke, Friedrich
Schloeffel, Juergen
Souef, Laurent
[J]. 2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 476 - +
[8] On programmable memory built-in self test architectures
Zarrineh, K
Upadhyaya, SJ
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 708 - 713
[9] Boundary scan access of built-in self-test for field programmable gate arrays
Gibson, G
Gray, L
Stroud, C
[J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 57 - 61
[10] Test Chips With Scan-Based Logic Arrays
Chen, Yu-Hsiang
Hsu, Chia-Ming
Lee, Kuen-Jong
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 790 - 802

← 1 2 3 4 5 →