A software architecture of two-level parallelization

被引：0
|
作者：
Xu, CW [1 ]
Yang, DL [1 ]
机构：
[1] Georgia So Univ, Statesboro, GA 30460 USA
来源：
INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS | 1997年
关键词：
parallel computing; multi-level parallelization; coarse- and fine-grained parallelism;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper illustrates a software architecture of two-level parallelization, analyzes its performance, and discusses its technical problems through an example.
引用
收藏
页码：136 / 139
页数：4
相关论文
共 50 条
  • [1] A two-level hierarchy software architecture framework for the manufacturing industry
    Heah, WS
    Omar, MK
    [J]. ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2003, : 208 - 214
  • [2] A two-level parallelization method for distributed hydrological models
    Liu, Junzhi
    Zhu, A-Xing
    Qin, Cheng-Zhi
    Wu, Hui
    Jiang, Jingchao
    [J]. ENVIRONMENTAL MODELLING & SOFTWARE, 2016, 80 : 175 - 184
  • [3] Two-Level Software Architecture for Context-Aware Mobile Distributed Systems
    Acosta, M. A. M.
    Dominguez, E. L.
    Castro, G. G.
    Hernandez, S. E. P.
    Medina Nieto, M. A.
    [J]. IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (04) : 1205 - 1209
  • [4] QUKU: A two-level reconfigurable architecture
    Shukla, Sunil
    Bergmann, Neil W.
    Becker, Jurgen
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 109 - +
  • [5] Two-level tiling for MPSoC architecture
    Bouchebaba, Youcef
    Bensoudane, Essaid
    Lavigueur, Bruno
    Paulin, Pierre
    Nicolescu, Gabriela
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 314 - 319
  • [6] Optimized Two-Level Parallelization for GPU Accelerators using the Polyhedral Model
    Shirako, Jun
    Hayashi, Akihiro
    Sarkar, Vivek
    [J]. CC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, 2017, : 22 - 33
  • [7] Two-level parallelization of a fluid mechanics algorithm exploiting hardware heterogeneity
    Huismann, Immo
    Stiller, Joerg
    Froehlich, Jochen
    [J]. COMPUTERS & FLUIDS, 2015, 117 : 114 - 124
  • [8] Analysis of a two-level software rejuvenation policy
    Xie, W
    Hong, YG
    Trivedi, K
    [J]. RELIABILITY ENGINEERING & SYSTEM SAFETY, 2005, 87 (01) : 13 - 22
  • [9] A novel FDTD approach featuring two-level parallelization on PC cluster
    Liu, Y.
    Liang, Z.
    Yang, Z. Q.
    [J]. PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2008, 80 : 393 - 408
  • [10] A two-level interleaving architecture for serial convolvers
    Marino, F
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (05) : 1481 - 1486
12345