共 50 条
- [1] A software architecture of two-level parallelization INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 136 - 139
- [3] Hardware implementation of two-level scheduling algorithm in μC/OS-II International Journal of Smart Home, 2016, 10 (04): : 87 - 94
- [4] Exploiting two-level parallelism in FEM applications HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 272 - 281
- [5] Algorithm of two-level parallelization for direct simulation Monte Carlo of unsteady flows in molecular gasdynamics HIGH-PERFORMANCE COMPUTING AND NETWORKING, PROCEEDINGS, 1999, 1593 : 231 - 240
- [6] Mapping Applications on Two-Level Configurable Hardware 2015 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2015,
- [7] Optimized Two-Level Parallelization for GPU Accelerators using the Polyhedral Model CC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, 2017, : 22 - 33
- [9] TSTC: Two-level Sparsity Tensor Core Enabling both Algorithm Flexibility and Hardware Efficiency 2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
- [10] Implementing hybrid operating systems with two-level hardware interrupts RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2007, : 244 - +