Two-level parallelization of a fluid mechanics algorithm exploiting hardware heterogeneity

被引:7
|
作者
Huismann, Immo [1 ]
Stiller, Joerg [1 ]
Froehlich, Jochen [1 ]
机构
[1] Tech Univ Dresden, Lehrstuhl Stromungsmech, D-01062 Dresden, Germany
关键词
Parallelization; Heterogeneous computing; MPI; GPGPU; OpenMP; OpenACC; GPU; PERFORMANCE;
D O I
10.1016/j.compfluid.2015.05.012
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The prospect of wildly heterogeneous computer systems has led to a renewed discussion of programming approaches in high-performance computing, of which computational fluid dynamics is a major field. The challenge consists in harvesting the performance of all available hardware components while retaining good programmability. In particular the use of graphic cards is an important trend. This is addressed in the present paper by devising a hybrid programming model to create a heterogeneous data-parallel computation with a single source code. The concept is demonstrated for a one-dimensional spectral-element discretization of a fluid dynamics problem. To exploit the additional hardware available when coupling GPGPU-accelerated processes with excess CPU cores, a straight-forward load balancing model for such heterogeneous environments is developed. The paper presents a large number of run time measurements and demonstrates that the achieved performance gains are close to optimal. This provides valuable information for the implementation of fluid dynamics codes on modern heterogeneous hardware. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:114 / 124
页数:11
相关论文
共 50 条
  • [1] A software architecture of two-level parallelization
    Xu, CW
    Yang, DL
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 136 - 139
  • [2] A two-level parallelization method for distributed hydrological models
    Liu, Junzhi
    Zhu, A-Xing
    Qin, Cheng-Zhi
    Wu, Hui
    Jiang, Jingchao
    ENVIRONMENTAL MODELLING & SOFTWARE, 2016, 80 : 175 - 184
  • [3] Hardware implementation of two-level scheduling algorithm in μC/OS-II
    Zhang G.
    Li Y.
    Chen Y.
    Dong H.
    Chi H.
    Shi M.
    Gao J.
    International Journal of Smart Home, 2016, 10 (04): : 87 - 94
  • [4] Exploiting two-level parallelism in FEM applications
    Plazek, J
    Banas, K
    Kitowski, J
    Boryczko, K
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 272 - 281
  • [5] Algorithm of two-level parallelization for direct simulation Monte Carlo of unsteady flows in molecular gasdynamics
    Bogdanov, AV
    Grishin, IA
    Khanlarov, GO
    Lukianov, GA
    Zakharov, VV
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, PROCEEDINGS, 1999, 1593 : 231 - 240
  • [6] Mapping Applications on Two-Level Configurable Hardware
    Khanzadi, Himan
    Savaria, Yvon
    David, Jean Pierre
    2015 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2015,
  • [7] Optimized Two-Level Parallelization for GPU Accelerators using the Polyhedral Model
    Shirako, Jun
    Hayashi, Akihiro
    Sarkar, Vivek
    CC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, 2017, : 22 - 33
  • [8] A novel FDTD approach featuring two-level parallelization on PC cluster
    Liu, Y.
    Liang, Z.
    Yang, Z. Q.
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2008, 80 : 393 - 408
  • [9] TSTC: Two-level Sparsity Tensor Core Enabling both Algorithm Flexibility and Hardware Efficiency
    Liu, Jun
    Dai, Guohao
    Xia, Hao
    Guo, Lidong
    Shi, Xiangsheng
    Xu, Jiaming
    Yang, Huazhong
    Wang, Yu
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [10] Implementing hybrid operating systems with two-level hardware interrupts
    Liu, Miao
    Shao, Zili
    Wang, Meng
    Wei, Hongxing
    Wang, Tianmiao
    RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2007, : 244 - +