Bat on an FPGA: a biomimetic implementation of a highly parallel signal processing system

被引：0

作者：

Clarke, CT ^{[1
]}

Qiang, L ^{[1
]}

机构：

[1] Univ Bath, Dept Elect & Elect Engn, Bath BA2 7AY, Avon, England

来源：

CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The advent of multi-million gate FPGAs with hardware support for multiplication gives rise to the opportunity to recreate a significant portion of the front end of a Bat cochlear using this technology. In this paper we describe the implementation of this bio-mimetic cochlear and show that the whilst the performance required for a real-time implementation is significantly in excess of that possible from a digital signal processor, it is entirely suited to single device FPGA implementation.

引用

页码：456 / 460

页数：5

共 50 条

[21] An ASIP-based Control System for Vision Chips with Highly Parallel Signal Processing
Reichel, Peter
Doege, Jens
Peter, Nico
Hoppe, Christoph
Reichel, Andreas
2015 IEEE 24TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2015, : 932 - 937
[22] Development of signal processing system based on DSP and FPGA
Research Institute of Information Fusion, Naval Aeronautical Engineering Institute, Yantai 264001, China
Yi Qi Yi Biao Xue Bao, 2007, 5 (918-922):
[23] Implementation of the IFS on a highly parallel scalar system
Hamrud, M
Saarinen, S
Salmond, D
REALIZING TERACOMPUTING, 2003, : 74 - 87
[24] Cylindrical Phased Array Radar Signal Processing Design and FPGA Implementation
Xie, Renhong
Wang, Xing
Dong, Bohao
Wei, Junfeng
Li, Peng
Rui, Yibin
TWELFTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2021, 11719
[25] Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing
Lee, Ming-Huan
Shyu, Kuo-Kai
Lee, Po-Lei
Huang, Chien-Ming
Chiu, Yun-Jen
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (06) : 2473 - 2481
[26] FPGA Implementation of an Efficient FFT Processor for FMCW Radar Signal Processing
Heo, Jinmoo
Jung, Yongchul
Lee, Seongjoo
Jung, Yunho
SENSORS, 2021, 21 (19)
[27] FPGA IMPLEMENTATION MADE EASY FOR APPLIED DIGITAL SIGNAL PROCESSING COURSES
Kehtarnavaz, N.
Mahotra, S.
2011 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2011, : 2892 - 2895
[28] Efficient FPGA Implementation of a Convolutional Neural Network for Radar Signal Processing
Zhang, Jingchi
Huang, Yihao
Yang, Huanrui
Martinez, Michael
Hickman, Granger
Krolik, Jeffrey
Li, Hai
2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
[29] A Methodology for Parallel Implementation of the Basic Operations of Digital Signal Processing
Klimova, O. V.
MECHANICS, RESOURCE AND DIAGNOSTICS OF MATERIALS AND STRUCTURES (MRDMS-2019), 2019, 2176
[30] FPGA based hardware implementation of Bat Algorithm
Ben Ameur, Mohamed Sadok
Sakly, Anis
APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387

← 1 2 3 4 5 →