共 50 条
- [41] FPGA-Specific Custom VLIW Architecture for Arbitrary Precision Floating-Point Arithmetic [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (11): : 2173 - 2183
- [43] Floating-point fused multiply-add: Reduced latency for floating-point addition [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 42 - 51
- [44] Floating-point LLL revisited [J]. ADVANCES IN CRYPTOLOGY - EUROCRYPT 2005,PROCEEDINGS, 2005, 3494 : 215 - 233
- [47] Termination of Floating-Point Computations [J]. Journal of Automated Reasoning, 2005, 34 : 141 - 177
- [50] ROUNDINGS IN FLOATING-POINT ARITHMETIC [J]. IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (06) : 577 - 586