Systolic array architectures for full-search block matching motion estimation

被引：2
|
作者：
Elgamel, MA [1 ]
Nallamilli, BR [1 ]
Bayoumi, MA [1 ]
Mashaly, S [1 ]
机构：
[1] Univ SW Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
来源：
THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/DCV.2002.1218750
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents various systolic architectures for full search block matching motion estimation. Along with one dimensional (N PE's) and Two Dimensional (N-2 PE's) systolic array architectures using 2N, 3N,.......,N-2-N Processing Elements are also presented Each of the architectures is analyzed and then compared with others in terms of Power Consumption, Area, Delay and Noise. Simulation and Analysis results of the architectures are presented. The results show the trade-off between the number of Processing elements used, Processing rate and Power dissipation.
引用
收藏
页码：108 / 115
页数：8
相关论文
共 50 条
  • [41] An architecture of full-search block matching for minimum memory bandwidth requirement
    Tuan, JC
    Jen, CW
    [J]. PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 152 - 156
  • [42] Low power full search block matching motion estimation architecture
    Sadhu, SK
    Elgamel, MA
    Bayoumi, MA
    Mashaly, S
    [J]. THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS, 2002, : 123 - 128
  • [43] Modified full-search block-based motion estimation algorithm with distance dependent thresholds
    Sorwar, G
    Murshed, M
    Dooley, L
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 4189 - 4189
  • [44] A novel VLSI architecture for the full search block matching algorithm using systolic array
    Pan, SB
    Chae, SS
    Park, RH
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 750 - 753
  • [45] A hardware implementation for full-search motion estimation of AVS with search center prediction
    Yao, Shuo
    Guo, Hai-Jun
    Yu, Lu
    Zhang, Ke
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1356 - 1361
  • [46] A fast full-search motion-estimation algorithm using representative pixels and adaptive matching scan
    Kim, JN
    Choi, TS
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2000, 10 (07) : 1040 - 1048
  • [47] A low-power VLSI implementation for fast full-search variable block size motion estimation
    Li, Peng
    Tang, Hua
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (09) : 1240 - 1255
  • [48] A low-power systolic array architecture for block-matching motion estimation
    Miyakoshi, J
    Murachi, Y
    Hamano, K
    Matsuno, T
    Miyama, M
    Yoshimoto, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 559 - 569
  • [49] VLSI Architecture of Full-Search Variable-Block-Size Motion Estimation for HEVC Video Encoding
    Vayalil, Niras Cheeckottu
    Kong, Yinan
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (06) : 543 - 548
  • [50] An efficient hardware architecture for full-search variable block size motion estimation in H.264/AVC
    Pyen, Seung-Man
    Min, Kyeong-Yuk
    Chong, Jong-Wha
    Goto, Satoshi
    [J]. Advances in Visual Computing, Pt 2, 2006, 4292 : 554 - 563
12345