Impact of mobile charge on matching sensitivity in SOI analog circuits

被引:0
|
作者
Connell, M. [1 ]
Grady, M.
Oldiges, P. [2 ]
Onsongo, D. [1 ]
Passaro, M. [2 ]
Rausch, W. [2 ]
RonsheiM, P. [2 ]
Sijenberg, D. [1 ]
机构
[1] IBM Global Engn Sol, 3605 Highway 52 N, Rochester, MN 55906 USA
[2] IBM Global Engn Sol, Hopewell Jct, NY 12533 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Elements such as sodium and potassium can contaminate oxides in semiconductor devices, including buried oxides in Silicon-On-Insulator (SOI) devices. Common fabrication processes use chemicals which contain such contaminants - an example being chemical-mechanical polish slurries - which can contain high levels of sodium or potassium. When charge contamination, particularly mobile charge contamination, gets under SOI devices, it can shift characteristics such as threshold voltage, and when this happens in sensitive analog circuits, it can lead to yield and reliability issues. We will describe an example and suggest possible layout mitigation strategies.
引用
收藏
页码:140 / +
页数:3
相关论文
共 50 条
  • [31] Sensitivity Comparison of Impedance Matching Circuits for Inductively Coupled WPT
    Qian, Gaorong
    Cheng, Yuhua
    Chen, Guoxiong
    Chen, Shichang
    Zhao, Peng
    Wang, Gaofeng
    2018 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC), 2018,
  • [32] Impact of soft and hard breakdown on analog and digital circuits
    Avellán, A
    Krautschneider, WH
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (04) : 676 - 680
  • [33] The Impact of Ferroelectric FETs on Digital and Analog Circuits and Architectures
    Chen, Xiaoming
    Sun, Xiaoyu
    Wang, Panni
    Datta, Suman
    Hu, Xiaobo Sharon
    Yin, Xunzhao
    Jerry, Matthew
    Yu, Shimeng
    Laguna, Ann Franchesca
    Ni, Kai
    Niemier, Michael T.
    Reis, Dayane
    IEEE DESIGN & TEST, 2020, 37 (01) : 79 - 99
  • [34] Impact of technology scaling on analog and RF performance of SOI-TFET
    Kumari, P.
    Dash, S.
    Mishra, G. P.
    ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2015, 6 (04)
  • [35] Analysis of cross-talk effect in SOI analog-digital mixed integrated circuits
    Zhan, Guoyan
    Huang, Ru
    Chan, Mansun
    Zhang, Xing
    Wang, Yangyuan
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2002, 23 (02): : 203 - 207
  • [36] A 30V complementary bipolar technology on SOI for high speed precision analog circuits
    Patel, R
    Milam, W
    Cooley, G
    Corsi, M
    Erdeljac, J
    Hutter, L
    PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 48 - 50
  • [37] AC output conductance of SOI MOSFET's and impact on analog applications
    Sinitsky, D
    Tu, R
    Liang, CL
    Chan, MS
    Bokor, J
    Hu, CM
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) : 36 - 38
  • [38] The impact of the floating-body effect suppression on SOI integrated circuits
    Terauchi, M
    Nishiyama, A
    Mizuno, T
    Yoshimi, M
    Watanabe, S
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 855 - 858
  • [39] Performance Variability Modeling of Analog Circuits Using Improved Orthogonal Matching Pursuit
    Park, Hyunjun
    Choi, Woo-Seok
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 123 - 124
  • [40] Vdd impact on propagation pulse width variation in PD SOI circuits
    Min, BW
    Workman, G
    Chang, DY
    Zia, O
    Yu, YY
    Widenhofer, R
    Simon, B
    Cave, N
    Sanchez, H
    Veeraraghavan, S
    Mendicino, M
    Yeargain, B
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 200 - 201