Finite element analysis of stress singularities in attached flip chip packages

被引:19
|
作者
Xu, AQ [1 ]
Nied, HF [1 ]
机构
[1] Lehigh Univ, Dept Mech Engn & Mech, Bethlehem, PA 18015 USA
关键词
D O I
10.1115/1.1289768
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cracking and delamination at the interfaces of different materials in plastic IC packages is a well-known failure mechanism. The investigation of local stress behavior, including characterization of stress singularities, is an important problem in predicting and preventing crack initiation and propagation. In this study, a three-dimensional finite element procedure is used to compute the strength of stress singularities at various three-dimensional corners in a typical Flip-Chip assembled Chip-on-Board (FCOB) package. It is found that the stress singularities at the three-dimensional edges, which suggests that they are more likely to be the potential delamination sites. Furthermore, it is demonstrated that the stress singularity at the upper silicon die/epoxy fillet edge can be completely eliminated by an appropriate choice in geometry. A weak stress singularity at the FR4 board/epoxy edge is shown to exist, with a stronger singularity located at the internal die/epoxy corner. The influence of the epoxy contact angle and the FR4 glass fiber orientation on stress state is also investigated. A general result is that the strength of the stress singularity increases with increased epoxy contact angle. In addition, it is shown that the stress singularity effects can be minimized by choosing an appropriate orientation between the glass fiber in the FR4 board and the silicon die. Based on these results, several guidelines for minimizing edge stresses in IC packages are presented.
引用
收藏
页码:301 / 305
页数:5
相关论文
共 50 条
  • [41] Flip chip assembly for BGA semiconductor packages
    LSI Logic Corp
    Natl Electron Packag Prod Conf Proc Tech Program, (1433-1438):
  • [42] Comparison of substrate finishes for flip chip packages
    Bansal, A
    Yoon, S
    Xie, J
    Li, Y
    Mahadev, V
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 30 - 37
  • [43] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [44] Reliability modeling of lidded flip chip packages
    Zhai, Charlie J.
    Too, Seah S.
    Master, Raj N.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1091 - +
  • [45] ENCAPSULANTS USED IN FLIP-CHIP PACKAGES
    SURYANARAYANA, D
    WU, TY
    VARCOE, JA
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (08): : 858 - 862
  • [46] Underfill Delamination to Chip Sidewall in Advanced Flip Chip Packages
    Paquet, Marie-Claude
    Sylvestre, Julien
    Gros, Emmanuelle
    Boyer, Nicolas
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 960 - 965
  • [47] Asymptotic analysis of stress singularities in composite laminates by the boundary finite element method
    Mittelstedt, C
    Becker, W
    COMPOSITE STRUCTURES, 2005, 71 (02) : 210 - 219
  • [48] Flip-chip package solder-underfill reliability using finite element analysis
    Lim, Nino Rigo Emil G.
    Ubando, Aristotle T.
    Gonzaga, Jeremias A.
    RESULTS IN ENGINEERING, 2024, 24
  • [49] Finite element analysis of flip - chip on board (FCOB) assembly during reflow soldering process
    Addagarla, Annapurna
    Prasad, N. Siva
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2012, 24 (02) : 92 - 99
  • [50] Stress analysis of a novel MEMS microphone chip using finite element analysis
    Gao, Jia
    Miles, Ronald N.
    Cui, Weili
    Electronic and Photonic Packaging, Integration and Packaging of MICRO/NANO/Electronic Systems, 2005, : 259 - 267