Hardware/software partitioning using Bayesian belief networks

被引:10
|
作者
Olson, John T. [1 ]
Rozenblit, Jerzy W.
Talarico, Claudio
Jacak, Witold
机构
[1] IBM Inc, Armonk, NY 10504 USA
[2] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA
[3] Eastern Washington Univ, Dept Elect Engn, Cheney, WA 99044 USA
[4] Upper Austria Univ Appl Sci, Dept Software Engn, A-4232 Hagenberg, Austria
关键词
hardware/software partitioning; heterogenous system design; model-based codesign;
D O I
10.1109/TSMCA.2007.902623
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In heterogeneous system design, partitioning of the functional specifications into hardware (HW) and software (SW) components is an important procedure. Often, an HW platform is chosen, and the SW is mapped onto the existing partial solution, or the actual partitioning is performed in an ad hoc manner. The partitioning approach presented here is novel in that it uses Bayesian belief networks (BBNs) to categorize functional components into HW and SW classifications. The BBN's ability to propagate evidence permits the effects of a classification decision that is made about one function to be felt throughout the entire network. In addition, because BBNs have a belief of hypotheses as their core, a quantitative measurement as to the correctness of a partitioning decision is achieved. A methodology for automatically generating the qualitative structural portion of BBN and the quantitative link matrices is given. A case study of a programmable thermostat is developed to illustrate the BBN approach. The outcomes of the partitioning process are discussed and placed in a larger design context, which is called model-based codesign.
引用
收藏
页码:655 / 668
页数:14
相关论文
共 50 条
  • [31] A Software Risk Analysis Model Using Bayesian Belief Network
    Yong Hu1
    2.University of Kansas
    3.Shunde Polytechnic
    [J]. 南昌工程学院学报, 2006, (02) : 102 - 106
  • [32] Minimizing power in hardware/software partitioning
    Wu, JG
    Srikanthan, T
    Yan, CB
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 580 - 588
  • [33] Algorithmic aspects of hardware/software partitioning
    Arató, P
    Mann, ZA
    Orbán, A
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 136 - 156
  • [34] Hardware/software partitioning for multifunction systems
    Kalavade, A
    Subrahmanyam, PA
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (09) : 819 - 837
  • [35] A constructive approach to hardware/software partitioning
    Silva, L
    Sampaio, A
    Barros, E
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2004, 24 (01) : 45 - 90
  • [36] Case study on hardware/software partitioning
    Jantsch, Axel
    Ellervee, Peeter
    Oberg, Johnny
    Hemani, Ahmed
    [J]. 1994, : 111 - 118
  • [37] Hardware/software partitioning of operating systems
    Mooney, VJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 338 - 339
  • [38] An algebraic hardware/software partitioning algorithm
    Shengchao Qin
    Jifeng He
    Zongyan Qiu
    Naixiao Zhang
    [J]. Journal of Computer Science and Technology, 2002, 17 : 284 - 294
  • [39] An algebraic hardware/software partitioning algorithm
    Qin, Shengchao
    He, Jifeng
    Qiu, Zongyan
    Zhang, Naixiao
    [J]. 2002, Allerton Press Inc. (17):
  • [40] An algebraic approach to hardware/software partitioning
    Qin, SC
    He, JF
    [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 273 - 276