On the Memory Requirements of Block Interleaver for Batched Network Codes

被引:4
|
作者
Yin, Hoover H. F. [1 ,3 ]
Ng, Ka Hei [2 ]
Wang, Xishi [3 ]
Cao, Qi [3 ]
Ng, Lucien K. L. [3 ]
机构
[1] Chinese Univ Hong Kong, Inst Network Coding, Hong Kong, Peoples R China
[2] Chinese Univ Hong Kong, Dept Phys, Hong Kong, Peoples R China
[3] Chinese Univ Hong Kong, Dept Informat Engn, Hong Kong, Peoples R China
关键词
D O I
10.1109/isit44484.2020.9174517
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Batched network coding is a practical branch of random linear network coding which encodes the input file into small batches of coded packets. Although burst erasures within the batches can reduce the advantage of network coding, it can be alleviated by applying a block interleaver which spreads the burst across multiple batches. On the other hand, the intermediate network nodes are required to perform recoding on the batches unlike the traditional forwarding strategy. The recoding of a batch can be started once all the packets in that batch which are not dropped by the channel are received. This means that the intermediate network nodes have to deinterleave the batches for recoding and reinterleave the batches again for transmission, which gives us a choice to use different interleaver depths at different network nodes. In this paper, we study the memory requirements of the schemes for transmitting batches which apply different interleaver depths. We investigate the periodic structure of buffer sizes and the connection between buffer sizes and the total delay induced by the interleaver. More importantly, we show that there exists a scheme which can achieve the lowest memory requirement and minimum total delay simultaneously.
引用
收藏
页码:1652 / 1657
页数:6
相关论文
共 50 条
  • [41] A Memory Efficient MAP Algorithm for Linear Block Codes
    Ghayour, Farzad
    Takawira, Fambirai
    Xu, Hongjun
    [J]. IEEE AFRICON 2011, 2011,
  • [42] Characterization of Linear Block Codes as Cyclic Sources with Memory
    Zaharia, Gheorghe
    Munteanu, Valeriu
    Tarniceriu, Daniela
    [J]. 2011 10TH INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2011,
  • [43] Design of turbo codes interleaver by loop distributions
    Yu, JP
    Boucheret, ML
    Vallet, R
    [J]. ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 54 - 54
  • [44] Design of optimal period interleaver in turbo codes
    Asoodeh, Shahab
    Rezazade, Alireza
    [J]. 2007 10TH CANADIAN WORKSHOP ON INFORMATION THEORY, 2007, : 37 - 40
  • [45] Code-matched interleaver for turbo codes
    Zhang, XL
    Yuan, DF
    Luo, J
    [J]. 2004 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1-4: BROADBAND WIRELESS - THE TIME IS NOW, 2004, : 1607 - 1610
  • [46] Improved Block Oriented Unit Memory Convolutional Codes
    Li, Junjie
    Cai, Suihua
    Lin, Wenchao
    Wei, Baodian
    Ma, Xiao
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2021, 69 (12) : 7934 - 7944
  • [47] A noval design of deterministic interleaver for turbo codes
    Arif, M.
    Sheikh, N. M.
    [J]. 2007 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, 2007, : 397 - 401
  • [48] Optimizing interleaver for turbo codes by genetic algorithms
    Kromer, Pavel
    Snasel, Vaclav
    Platos, Jan
    Ouddane, Nabil
    [J]. 19TH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, VOL I, PROCEEDINGS, 2007, : 423 - +
  • [49] Joint interleaver design for multiple turbo codes
    Ehtiati, N
    Soleymani, MR
    Sadjadpour, H
    [J]. VTC2004-FALL: 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-7: WIRELESS TECHNOLOGIES FOR GLOBAL SECURITY, 2004, : 2302 - 2306
  • [50] New deterministic interleaver designs for turbo codes
    Takeshita, OY
    Costello, DJ
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2000, 46 (06) : 1988 - 2006