RAG: An Efficient Reliability Analysis of Logic Circuits on Graphics Processing Units

被引：0

作者：

Li, Min ^{[1
]}

Hsiao, Michael S. ^{[1
]}

机构：

[1] Virginia Tech, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA

来源：

DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012) | 2012年

基金：

美国国家科学基金会;

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present RAG, an efficient Reliability Analysis tool based on Graphics processing units (GPU). RAG is a fault injection based parallel stochastic simulator implemented on a state-of-the-art GPU. A two-stage simulation framework is proposed to exploit the high computation efficiency of GPUs. Experimental results demonstrate the accuracy and performance of RAG. An average speedup of 412x and 198x is achieved compared to two state-of-the-art CPU-based approaches for reliability analysis.

引用

页码：316 / 319

页数：4

共 50 条

[41] Efficient computation of logic circuits reliability based on Probabilistic Transfer Matrix
Naviner, Lirida A. B.
de Vasconcelos, Mai C. R.
Franco, Denis T.
Naviner, Jean-Francois
2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 11 - +
[42] An efficient reliability estimation method for CNTFET-based logic circuits
Jahanirad, Hadi
Hosseini, Mostafa
ETRI JOURNAL, 2021, 43 (04) : 728 - 745
[43] AES encryption implementation and analysis on commodity graphics processing units
Harrison, Owen
Waldron, John
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2007, PROCEEDINGS, 2007, 4727 : 209 - +
[44] CALCULATION OF RELIABILITY OF LOGIC CIRCUITS
GOLDENBE.LM
GRINSHPO.MS
TELECOMMUNICATIONS AND RADIO ENGINEER-USSR, 1971, (01): : 140 - &
[45] An Efficient Block Cipher Implementation on Many-Core Graphics Processing Units
Lee, Sangpil
Kim, Deokho
Yi, Jaeyoung
Ro, Won Woo
JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2012, 8 (01): : 159 - 174
[46] Efficient Numerical Simulation of Neuron Models with Spatial Structure on Graphics Processing Units
Tsuyuki, Tsukasa
Yamamoto, Yuki
Yamazaki, Tadashi
NEURAL INFORMATION PROCESSING, ICONIP 2016, PT IV, 2016, 9950 : 279 - 285
[47] Implementation of Efficient Operations over GF(232) Using Graphics Processing Units
Tanaka, Satoshi
Yasuda, Takanori
Sakurai, Kouichi
INFORMATION AND COMMUNICATION TECHNOLOGY, 2014, 8407 : 602 - 611
[48] Genetic programming on graphics processing units
Denis Robilliard
Virginie Marion-Poty
Cyril Fonlupt
Genetic Programming and Evolvable Machines, 2009, 10 : 447 - 471
[49] Graphics Processing Units for Constraint Satisfaction
Mouhouband, Malek
Mobaraki, Ahmed
ICAART: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON AGENTS AND ARTIFICIAL INTELLIGENCE, VOL 2, 2017, : 653 - 657
[50] Cell Placement on Graphics Processing Units
Flach, Guilherme
Johann, Marcelo
Hentschke, Renato
Reis, Ricardo
SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 87 - 92

← 1 2 3 4 5 →