Joint Modulo Scheduling and Memory Partitioning with Multi-Bank Memory for High-Level Synthesis

被引：0
|
作者：
Lu, Tianyi [1 ]
Yin, Shouyi [1 ]
Yao, Xianqing [1 ]
Xie, Zhicong [1 ]
Liu, Leibo [1 ]
Wei, Shaojun [1 ]
机构：
[1] Tsinghua Univ, Beijing, Peoples R China
来源：
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS | 2017年
关键词：
Modulo Scheduling; Memory Partitioning; Multi-bank; HLS;
D O I：
10.1145/3020078.3021778
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：290 / 290
页数：1
相关论文
共 50 条
  • [1] Multi-Bank Memory Aware Force Directed Scheduling for High-Level Synthesis
    Yin, Shouyi
    Lu, Tianyi
    Yao, Xianqing
    Xie, Zhicong
    Liu, Leibo
    Wei, Shaojun
    IEEE ACCESS, 2018, 6 : 7526 - 7540
  • [2] Memory Partitioning-Based Modulo Scheduling for High-level Synthesis
    Lu, Tianyi
    Yin, Shouyi
    Yao, Xianqing
    Xie, Zhicong
    Liu, Leibo
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2671 - 2674
  • [3] Loop scheduling and bank type assignment for heterogeneous multi-bank memory
    Qiu, Meikang
    Guo, Minyi
    Liu, Meiqin
    Xue, Chun Jason
    Yang, Laurence T.
    Sha, Edwin H. -M.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2009, 69 (06) : 546 - 558
  • [4] Memory Partitioning for Multidimensional Arrays in High-level Synthesis
    Wang, Yuxin
    Li, Peng
    Zhang, Peng
    Zhang, Chen
    Cong, Jason
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [5] Memory access scheduling and binding considering energy minimization in multi-bank memory systems
    Lyuh, CG
    Kim, T
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 81 - 86
  • [6] System level multi-bank main memory configuration for energy reduction
    Ben Fradj, Hanene
    Belleudy, Cecile
    Auguin, Michel
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 84 - 94
  • [7] Energy optimization of a multi-bank main memory
    Ben Fradj, Hanene
    Icart, Sebastien
    Belleudy, Cecile
    Auguin, Michel
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2006, 4017 : 196 - 205
  • [8] Memory exploration utilizing scheduling effects in high-level synthesis
    Seo, J
    Kim, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 73 - 76
  • [9] Exact and Practical Modulo Scheduling for High-Level Synthesis
    Oppermann, Julian
    Reuter-Oppermann, Melanie
    Sommer, Lukas
    Koch, Andreas
    Sinnen, Oliver
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2019, 12 (02)
  • [10] Memory access scheduling and binding considering energy minimisation in multi-bank memory systems: integrated approach
    Lyuh, CG
    Kim, T
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (01): : 59 - 68
12345