REAL-TIME SIMULATION AND VISUALIZATION ARCHITECTURE WITH FIELD PROGRAMMABLE GATE ARRAY (FPGA) SIMULATOR

被引:0
|
作者
Karkee, Manoj [1 ]
Monga, Madhu
Steward, Brian L. [1 ]
Zambreno, Joseph
Kelkar, Atul G.
机构
[1] Iowa State Univ, Dept Agr & Biosyst Engn, Ames, IA 50011 USA
关键词
Real-time Simulation; Distributed Architecture; Virtual Reality; Vehicle Dynamics Models; Field Programmable Gate Array; DESIGN; IMPLEMENTATION; ENVIRONMENT;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Real-time simulation of dynamic vehicle system models is essential to facilitate advances in operator and hardware in the loop simulation and virtual prototyping. Real-time virtual reality-based simulation enables users to visualize and perceive the effect of their actions during the simulation. As model complexity is increased to improve the model fidelity, the computational requirements will also increase, thus increasing the challenge to meet real-time constraints. A distributed simulator architecture was developed for off-road vehicle dynamic models and 3D graphics visualization to distribute the overall computational load across multiple computational platforms. This architecture consisted of three major components: a dynamic model simulator, a virtual reality simulator, and an interface to controller and input hardware devices. The dynamic model simulator component was developed using Matlab/Simulink Real Time Workshop on a PC and also using Field Programmable Gate Arrays (FPGA), which offered a highly parallel hardware platform. The simulator architecture reduced the computational load to an individual platform and increased the real-time simulation capability with complex off-road vehicle system models and controllers. The architecture was used to develop, simulate and visualize a tractor and towed implement steering dynamics model. The model also included a steering valve subsystem which contained very high frequency hydraulic dynamics and required 10 mu s integration time step for numerical stability. The real-time simulation goal was not achievable for the model with this level of complexity when the PC-based simulator was used. However, the FPGA-based simulator achieved a real-time goal taking only 2 mu s to complete one integration time step.
引用
收藏
页码:219 / 227
页数:9
相关论文
共 50 条
  • [41] Real-time optical character recognition on field programmable gate array for automatic number plate recognition system
    Zhai, Xiaojun
    Bensaali, Faycal
    Sotudeh, Reza
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2013, 7 (06) : 337 - 344
  • [42] The digital mirror Langmuir probe: Field programmable gate array implementation of real-time Langmuir probe biasing
    Vincent, C.
    McCarthy, W.
    Golfinopoulos, T.
    LaBombard, B.
    Sharples, R.
    Lovell, J.
    Naylor, G.
    Hall, S.
    Harrison, J.
    Kuang, A. Q.
    [J]. REVIEW OF SCIENTIFIC INSTRUMENTS, 2019, 90 (08):
  • [43] Real-time object tracking system based on field-programmable gate array and convolution neural network
    Lyu, Congyi
    Chen, Haoyao
    Jiang, Xin
    Li, Peng
    Liu, Yunhui
    [J]. INTERNATIONAL JOURNAL OF ADVANCED ROBOTIC SYSTEMS, 2017, 14 (01):
  • [44] System-on-chip field-programmable gate array design for onboard real-time hyperspectral unmixing
    [J]. Nascimento, José M. P. (zen@isel.pt), 1600, SPIE (10):
  • [45] Real-time single-pixel imaging using a system on a chip field-programmable gate array
    Ikuo Hoshi
    Tomoyoshi Shimobaba
    Takashi Kakue
    Tomoyoshi Ito
    [J]. Scientific Reports, 12
  • [46] A field programmable gate array based high speed real-time weak periodic signal detection technique
    Hu, Jiadong
    Shen, Zhongtao
    Liu, Shubin
    An, Qi
    [J]. REVIEW OF SCIENTIFIC INSTRUMENTS, 2021, 92 (02):
  • [47] System-on-chip field-programmable gate array design for onboard real-time hyperspectral unmixing
    Nascimento, Jose M. P.
    Vestias, Mario
    [J]. JOURNAL OF APPLIED REMOTE SENSING, 2016, 10
  • [48] Adaptive wavelet transform defogging scheme for real-time video restoration with field programmable gate array implementation
    Dong, Jun
    Wang, Tongfei
    Deng, Yueming
    Wang, Runmin
    [J]. JOURNAL OF ELECTRONIC IMAGING, 2024, 33 (01)
  • [49] On-Chip Real-Time Correction for a 20-ps Wave Union Time-To-Digital Converter (TDC) in a Field-Programmable Gate Array (FPGA)
    Qi, Ji
    Gong, Hui
    Liu, Yinong
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 1605 - 1610
  • [50] Research on Transient Real-Time Simulation of New Energy Low-Voltage DC Distribution System Based on Field Programmable Gate Array
    Wang, Shouxiang
    Zhang, Chunyu
    Zhao, Qianyu
    [J]. Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2024, 39 (17): : 5365 - 5378