共 50 条
- [31] An Ultra Low Power Ultra Low Voltage LNA Design Using Forward Body Biasing Technique [J]. PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 953 - 958
- [33] Low-power and high-speed pipelined ADC using time-aligned CDS technique [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 321 - +
- [35] A low-voltage low-power fast-settling operational amplifier for use in high-speed high-resolution pipelined A/D converters [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 416 - 419
- [37] A data merging technique for high-speed low-power multiply accumulate units [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 145 - 148
- [38] A Novel Low-Power and High-Speed Dynamic CMOS Logic Circuit Technique [J]. NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 606 - 613
- [39] A LOW-POWER VDD-MANAGEMENT TECHNIQUE FOR HIGH-SPEED DOMINO CIRCUITS [J]. 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 394 - 397
- [40] Low-power and high-speed VVLSI design with low supply voltage through cooperation between levels [J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 445 - 450