On-chip power distribution grids with multiple supply voltages for high-performance integrated circuits

被引：12
|
作者：
Popovich, Mikhail [1 ]
Friedman, Eby G. [2 ]
Sotman, Michael [3 ]
Kolodny, Avinoam [3 ]
机构：
[1] Qualcomm Corp, CDMA Technol, San Diego, CA 92121 USA
[2] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
[3] Technion Israel Inst Technol, Dept Elect Engn, IL-32000 Haifa, Israel
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 07期
基金：
美国国家科学基金会;
关键词：
decoupling capacitors; multiple power supply voltages; on-chip resonances; power distribution networks; power grids;
D O I：
10.1109/TVLSI.2008.2000515
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
On-chip power distribution grids with multiple supply voltages are discussed in this paper. Two types of interdigitated and paired power distribution grids with multiple supply voltages and multiple grounds are presented. Analytic models are also developed to estimate the loop inductance in four types of proposed power delivery schemes. Two proposed schemes, fully and pseudo-interdigitated power delivery, reduce power supply voltage drops as compared to conventional interdigitated power distribution systems with dual supplies and a single ground by, on average, 15.3% and 0.3%, respectively. The performance of the proposed on-chip power distribution grids is compared to a reference power distribution grid with a single supply and a single ground. The voltage drop in fully interdigitated and fully paired power distribution grids with multiple supplies and multiple grounds is reduced, on average, by 2.7% and 2.3%, respectively, as compared to the voltage drop of an interdigitated power distribution grid with a single supply and a single ground. The proposed power distribution grids are a better alternative to a single supply voltage and a single ground power distribution system. On-chip resonances in power distribution grids with decoupling capacitors are intuitively explained in this paper, and circuit design implications are provided. It is also noted that fully interdigitated and fully paired power distribution grids with multiple supply voltages and multiple grounds are recommended to decouple power supply voltages.
引用
收藏
页码：908 / 921
页数：14
相关论文
共 50 条
  • [1] On-chip ΔI noise in the power distribution networks of high speed cmos integrated circuits
    Tang, KT
    Friedman, EG
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 53 - 57
  • [2] A Brief Overview of On-Chip Voltage Regulation in High-Performance and High-Density Integrated Circuits
    Ahmed, Farid Uddin
    Sandhie, Zarin Tasnim
    Ali, Liaquat
    Chowdhury, Masud H.
    IEEE ACCESS, 2021, 9 : 813 - 826
  • [3] Grasping the impact of on-chip inductance - Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design
    Massoud, Y
    Ismail, Y
    IEEE CIRCUITS & DEVICES, 2001, 17 (04): : 14 - 21
  • [4] On-chip power noise reduction techniques in high performance SoC-based integrated circuits
    Popovich, M
    Friedman, EG
    Secareanu, R
    Harlin, OL
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 309 - 312
  • [5] Circuits and techniques for high-resolution measurement of on-chip power supply noise
    Alon, E
    Stojanovic, V
    Horowitz, M
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 102 - 105
  • [6] Circuits and techniques for high-resolution measurement of on-chip power supply noise
    Alon, E
    Stojanovic, V
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) : 820 - 828
  • [7] Inductive characteristics of power distribution grids in high speed integrated circuits
    Mezhiba, AV
    Friedman, EG
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 316 - 321
  • [8] Analysis and reduction of on-chip inductance effects in power supply grids
    Lee, WH
    Pant, S
    Blaauw, D
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 131 - 136
  • [9] High-performance on-chip transformers
    Chong, K
    Xie, YH
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) : 557 - 559
  • [10] Inductive properties of high-performance power distribution grids
    Mezhiba, AV
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 762 - 776
12345