Fuzzy logic hardware implementations

被引：3
|
作者：
Patyra, MJ
机构：
来源：
IEEE TRANSACTIONS ON FUZZY SYSTEMS | 1996年 / 4卷 / 04期
关键词：
D O I：
10.1109/TFUZZ.1996.544300
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：401 / 402
页数：2
相关论文
共 50 条
  • [1] Fuzzy logic control: Hardware implementations
    Jamshidi, M
    [J]. PROCEEDINGS OF A WORKSHOP ON ADVANCES IN CONTROL AND ITS APPLICATIONS, 1996, 208 : 133 - 154
  • [2] Hardware implementations of digital fuzzy logic controllers
    Patyra, MJ
    Grantner, JL
    [J]. INFORMATION SCIENCES, 1999, 113 (1-2) : 19 - 54
  • [3] Hardware implementations of fuzzy membership functions, operations, and inference
    Zrilic, DG
    Ramirez-Angulo, J
    Yuan, B
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2000, 26 (01) : 85 - 105
  • [4] Hardware implementation of fuzzy default logic
    Institute of Electronics, Silesian University of Technology, Gliwice, Poland
    [J]. Adv. Intell. Soft Comput., 2012, (325-343):
  • [5] Hardware fuzzy logic kit design
    Gharieb, W
    [J]. PROCEEDINGS OF THE SIXTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS I - III, 1997, : 1039 - 1043
  • [6] Hardware Implementation of Fuzzy Default Logic
    Pulka, A.
    Milik, A.
    [J]. HUMAN-COMPUTER SYSTEMS INTERACTION: BACKGROUNDS AND APPLICATIONS 2, PT 2, 2012, 99 : 325 - 343
  • [7] Modeling architectures for VLSI implementations of fuzzy logic systems
    Roche, B
    McGinnity, TM
    Maguire, LP
    McDaid, LJ
    [J]. INFORMATION SCIENCES, 1999, 115 (1-4) : 1 - 9
  • [8] FUZZY-LOGIC BASED HARDWARE SYSTEMS
    PATKI, AB
    PHADKE, UP
    [J]. ELECTRONICS INFORMATION & PLANNING, 1994, 21 (04): : 214 - 217
  • [9] Evolvable hardware for Fuzzy Logic Controllers design
    Zhang, Dabin
    Li, Yuanxiang
    [J]. DCABES 2006 Proceedings, Vols 1 and 2, 2006, : 771 - 775
  • [10] High speed multistage fuzzy hardware architecture for fuzzy logic control
    Chen, HP
    Lee, CS
    [J]. SMC 2000 CONFERENCE PROCEEDINGS: 2000 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN & CYBERNETICS, VOL 1-5, 2000, : 3710 - 3715
12345