Process integration of Pr-based high-k gate dielectrics

被引：4

作者：

Mane, AU ^{[1
]}

Wenger, C ^{[1
]}

Lupina, G ^{[1
]}

Schroeder, T ^{[1
]}

Lippert, G ^{[1
]}

Sorge, R ^{[1
]}

Zaumseil, P ^{[1
]}

Weidner, G ^{[1
]}

Dabrowski, J ^{[1
]}

Müssig, HJ ^{[1
]}

机构：

[1] IHP Microelect, D-15236 Frankfurt, Germany

来源：

MICROELECTRONIC ENGINEERING | 2005年 / 82卷 / 02期

关键词：

Pr2O3; Pr-silicate; wet etching; RIE; MBE; CMOS;

D O I：

10.1016/j.mee.2005.07.004

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present the process integration of the Pr-based high-k oxides Pr2O3, PrTixOy and PrxSiyOz for CMOS devices. MOS structures were grown in form of p(+) poly-Si/Pr-based dielectric/Si(100) by MBE. RIE with CF4/O-2 plasma was used to selectively remove the poly-Si layer. It was found that the Pr-based oxides layers can be dissolved with high selectivity in diluted H2SO4 solutions. Details of the etch kinetics of Pr-based oxides and poly-Si were studied. Electrical characteristics of MOS stacks with integrated PrxSiyOz are presented. (c) 2005 Elsevier B.V. All rights reserved.

引用

页码：148 / 153

页数：6

共 50 条

[1] Process technology - Gate dielectrics - SiON and high-k dielectrics
Martin, F.
Lee, J.
Technical Digest - International Electron Devices Meeting, 2000,
[2] Charge traps in high-k dielectrics:: Ab initio study of defects in Pr-based materials
Dabrowski, Jarek
Fleszar, Andrzej
Lippert, Gunther
Lupina, Grzegorz
Mane, Anil
Wenger, Christian
RARE EARTH OXIDE THIN FILMS: GROWTH, CHARACTERIZATION , AND APPLICATIONS, 2007, 106 : 247 - 268
[3] High-K gate dielectrics
Qi, WJ
Lee, BH
Nieh, R
Kang, LG
Jeon, Y
Onishi, K
Lee, JC
MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 24 - 32
[4] Atomic-scale properties of high-k dielectrics:: Ab initio study for Pr-based materials
Dabrowski, J
Fleszar, A
Lippert, G
Lupina, G
Mane, A
Müssig, HJ
Schroeder, T
Sorge, R
Thieme, H
Wenger, C
Zaumseil, P
ADVANCES IN SOLID STATE PHYSICS 45, 2005, 45 : 339 - 350
[5] Introduction of crystalline high-k gate dielectrics in a CMOS process
Gottlob, HDB
Lemme, MC
Mollenhauer, T
Wahlbrink, T
Efavi, JK
Kurz, H
Stefanov, Y
Haberle, K
Komaragiri, R
Ruland, T
Zaunert, F
Schwalke, U
JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
[6] High-K dielectrics for the gate stack
Locquet, Jean-Pierre
Marchiori, Chiara
Sousa, Maryline
Fompeyrine, Jean
Seo, Jin Won
Journal of Applied Physics, 2006, 100 (05):
[7] High-K dielectrics for the gate stack
Locquet, Jean-Pierre
Marchiori, Chiara
Sousa, Maryline
Fompeyrine, Jean
Seo, Jin Won
JOURNAL OF APPLIED PHYSICS, 2006, 100 (05)
[8] Process integration and nanometer-scale electrical characterization of crystalline high-k gate dielectrics
Schwalke, U
Stefanov, Y
MICROELECTRONICS RELIABILITY, 2005, 45 (5-6) : 790 - 793
[9] Gate-first integration of Gd-based high-k dielectrics with metal gate electrodes
Gottlob, H. D. B.
Schmidt, M.
Kurz, H.
2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 126 - 129
[10] Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process
Zhang, ZB
Song, SC
Huffman, C
Hussain, MM
Barnett, J
Moumen, N
Alshareef, HN
Majhi, P
Sim, JH
Bae, SH
Lee, BH
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G271 - G274

← 1 2 3 4 5 →