Reliability of reprogrammable nonvolatile memories

被引:2
|
作者
Sweetman, D [1 ]
机构
[1] SST, Sunnyvale, CA 94086 USA
关键词
D O I
10.1109/NVMT.1998.723231
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The normal difficulties of reliability modeling, prediction, and verification of integrated circuits are complicated by the reliability requirements and erase/program methods of reprogrammable nonvolatile memories (RNVM). The additional reliability requirements are the endurance and data retention parameters. The erase/program methods involve the generation and application of high voltage signals that can cause various "disturb" phenomena, in conjunction with the normal reliability concerns associated with electric field strength. The following paper will provide a brief overview of modeling, prediction, and verification methods for RNVM, concentrating on the unique aspects of RNVM. Some reference will be made to standard methods, where appropriate. Additional information can be found in standard texts on reliability, CMOS circuitry, the IEEE Floating Gate Standard, various IEEE papers, various JEDEC test methods, and books on nonvolatile memory.
引用
收藏
页码:101 / 108
页数:8
相关论文
共 50 条
  • [31] Pulsed tunnel programming of nonvolatile memories
    Irrera, F
    Riccò, B
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2474 - 2480
  • [32] Evolution and Advances of the Nonvolatile Memories and Applications
    Li, Yan
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [33] Reliable Nonvolatile Memories: Techniques and Measures
    Swami, Shivam
    Mohanram, Kartik
    IEEE DESIGN & TEST, 2017, 34 (03) : 31 - 41
  • [34] TUNNELLING THEORIES OF NONVOLATILE SEMICONDUCTOR MEMORIES
    FERRISPRABHU, AV
    PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1976, 35 (01): : 243 - 250
  • [35] Fast tunneling programming of nonvolatile memories
    Versari, R
    Pieracci, A
    Morigi, D
    Riccó, B
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (06) : 1297 - 1299
  • [36] Nonvolatile multilevel memories for digital applications
    Riccò, B
    Torelli, G
    Lanzoni, M
    Manstretta, A
    Maes, HE
    Montanari, D
    Modelli, A
    PROCEEDINGS OF THE IEEE, 1998, 86 (12) : 2399 - 2421
  • [37] ROLE OF NONVOLATILE MEMORIES IN CONSUMER ELECTRONICS
    PENNER, L
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1977, 23 (03) : 271 - 274
  • [38] Nonvolatile Memories for Nano and Giga Electronics
    Kuo, Yue
    2011 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT), 2011, 37 (01): : 157 - 166
  • [39] REVIEWS AND PROSPECTS OF NONVOLATILE SEMICONDUCTOR MEMORIES
    MASUOKA, F
    SHIROTA, R
    SAKUI, K
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 868 - 874
  • [40] Fabrication of a Vertical Nanogap for Nonvolatile Memories
    Furuta, S.
    Masuda, Y.
    Takahashi, T.
    Ono, M.
    Naitoh, Y.
    Shimizu, T.
    NONVOLATILE MEMORIES, 2013, 50 (34): : 71 - 76